Parallel high-speed architecture for EBCOT in JPEG2000

被引：0

作者：

Li, YJ ^{[1
]}

Aly, RE ^{[1
]}

Bayoumi, MA ^{[1
]}

Mashali, SA ^{[1
]}

机构：

[1] Univ SW Louisiana, Lafayette, LA 70504 USA

来源：

2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING | 2003年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

In this paper, a parallel high-speed architecture for EBCOT is proposed, which based on the parallel mode in JPEG2000. It discovers the parallelism among three passes in bit-plane coding: two passes can work on coding operation without the addition of coding processing elements (PEs) by using parallel context modeling. So it manages to make two bits encoded in one clock cycle. In order to keep high throughput and reduce memory requirement, the pipelined pass-switching arithmetic encoder is adopted. The experimental results show that the proposed architecture reduces the processing time by more than 16.6% compared with the pass-parallel mode architecture in [3] and by more than 38% compared with serial mode architecture in [2].

引用

页码：481 / 484

页数：4

共 50 条

[1] Three-level parallel high speed architecture for EBCOT in JPEG2000
Li, YJ
Bayoumi, M
[J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 5 - 8
[2] High efficiency EBCOT with parallel coding architecture for JPEG2000
Chiang, Jen-Shiun
Chang, Chun-Hau
Hsieh, Chang-Yo
Hsia, Chih-Hsien
[J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
[3] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
Jen-Shiun Chiang
Chun-Hau Chang
Chang-Yo Hsieh
Chih-Hsien Hsia
[J]. EURASIP Journal on Advances in Signal Processing, 2006
[4] High speed memory efficient EBCOT architecture for JPEG2000
Fang, HC
Wang, TC
Lian, CJ
Chang, TH
Chen, LG
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 736 - 739
[5] A Fully Parallel, High-Speed BPC Hardware Architecture for the EBCOT in JPEG 2000
Woo, Dong-Hwi
Bae, Kyeong-Ryeol
Son, Hyeon-Sic
Ok, Seung-Ho
Lee, Yong Hwan
Moon, Byungin
[J]. COMMUNICATION AND NETWORKING, PT II, 2010, 120 : 343 - +
[6] High-speed EBCOT with dual context-modeling coding architecture for JPEG2000
Chiang, JS
Chang, CH
Lin, YS
Hsieh, CY
Hsia, CH
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 865 - 868
[7] Low-power and high-speed architecture for EBCOT block in JPEG2000 system
Aly, RE
Bayoumi, MA
[J]. 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 459 - 462
[8] Analysis and high performance parallel architecture design for EBCOT in JPEG2000
Zhang, YZ
Xu, C
[J]. 2005 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), VOLS 1-5, 2005, : 2805 - 2808
[9] High throughput rate EBCOT architecture for JPEG2000
Chiang, JS
Chang, CH
Lin, YS
Hsieh, CY
[J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 610 - 613
[10] Efficient pass-parallel architecture for EBCOT in JPEG2000
Chiang, JS
Lin, YS
Hsieh, CY
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776

← 1 2 3 4 5 →