Parallel high-speed architecture for EBCOT in JPEG2000

被引：0

作者：

Li, YJ ^{[1
]}

Aly, RE ^{[1
]}

Bayoumi, MA ^{[1
]}

Mashali, SA ^{[1
]}

机构：

[1] Univ SW Louisiana, Lafayette, LA 70504 USA

来源：

2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING | 2003年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

In this paper, a parallel high-speed architecture for EBCOT is proposed, which based on the parallel mode in JPEG2000. It discovers the parallelism among three passes in bit-plane coding: two passes can work on coding operation without the addition of coding processing elements (PEs) by using parallel context modeling. So it manages to make two bits encoded in one clock cycle. In order to keep high throughput and reduce memory requirement, the pipelined pass-switching arithmetic encoder is adopted. The experimental results show that the proposed architecture reduces the processing time by more than 16.6% compared with the pass-parallel mode architecture in [3] and by more than 38% compared with serial mode architecture in [2].

引用

页码：481 / 484

页数：4

共 50 条

[21] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
Liu Kai Wu Chengke Li Yunsong National Key Lab of Integrated Service Networks Xidian University Xian China School of Computer Xidian University Xian China
[J]. JournalofElectronics., 2006, (01) - 93
[22] High-throughput MQ Encoder for Pass-Parallel EBCOT in JPEG2000
Bao, Na
Jiang, Zhe
Qi, Zhiheng
Zhang, Wei
[J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 410 - 414
[23] An Area Efficient and High Speed EBCOT for JPEG2000 Using Cadence EDA Tools
Rao, V. Srinivasa
Panakala, Rajesh K.
Pullakura, Rajesh Kumar
[J]. INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225
[24] A high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera applications
Lai, YK
Chen, LF
Huang, TL
[J]. ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 449 - 450
[25] Concurrent bit-plane coding architecture for EBCOT in JPEG2000
Chiang, Jen-Shiun
Hsieh, Chang-Yo
Liu, Jin-Chan
Chien, Cheng-Chih
[J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4595 - +
[26] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
Gupta, AK
Nooshabadi, S
Montiel-Nelson, J
[J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
[27] High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000
Suman, Tenugu
Chatterjee, Sumit Kumar
Chakrabarti, Indrajit
[J]. SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 232 - 237
[28] JPEG2000 high-speed progressive decoding scheme
Sugita, H
Minh, VQ
Masuzaki, T
Tsutsui, H
Izumi, T
Onoye, T
Nakamura, Y
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 873 - 876
[29] Efficient JPEG2000 EBCOT Context Modeling for Massively Parallel Architectures
Matela, Jiri
Rusnak, Vit
Holub, Petr
[J]. 2011 DATA COMPRESSION CONFERENCE (DCC), 2011, : 423 - 432
[30] A dual-symbol coding arithmetic coder architecture design for high speed EBCOT coding engine in JPEG2000
Zhang, YZ
Xu, C
Chen, LB
[J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 322 - 325

← 1 2 3 4 5 →