SEMATECHo ptimizes the gate stack with dual high-k and metal gate

被引：0
|
作者：
不详
机构：
来源：
SOLID STATE TECHNOLOGY | 2006年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
下载
收藏
页码：22 / 22
页数：1
相关论文
共 50 条
  • [31] Metal electrode/high-k dielectric gate-stack technology for power management
    Lee, Byoung Hun
    Song, Seung Chul
    Choi, Rino
    Kirsch, Paul
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 8 - 20
  • [32] Interface Study in a "Metal/High-k" Gate Stack: Tantalum Nitride on Hafnium Oxide
    Gaumer, C.
    Martinez, E.
    Lhostis, S.
    Wiemer, C.
    Perego, M.
    Loup, V.
    Lafond, D.
    Fabbri, J-M
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 99 - +
  • [33] Plasma-induced damage in high-k/metal gate stack dry etch
    Hussain, Muhammad Mustafa
    Song, Seung-Chul
    Barnett, Joel
    Kang, Chang Yong
    Gebara, Gabe
    Sassman, Barry
    Moumen, Naim
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (12) : 972 - 974
  • [34] Development and Characterization of High-k Gate Stack for Ge MOSFETs
    Xie, Ruilong
    Zhu, Chunxiang
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 537 - 561
  • [35] Silicon nanowire NVM with high-k gate dielectric stack
    Zhu, Xiaoxiao
    Gu, D.
    Li, Qiliang
    Ioannou, D. E.
    Baumgart, H.
    Suehle, J. S.
    Richter, C. A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1957 - 1960
  • [36] Interdiffusion studies of high-k gate dielectric stack constituents
    Sivasubramiani, P
    Quevedo-Lopez, MA
    Lee, TH
    Kim, MJ
    Gnade, BE
    Wallace, RM
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 135 - +
  • [37] Gate current modeling of high-k stack nanoscale MOSFETs
    Wang, Wei
    Gu, Ning
    Sun, J. P.
    Mazumder, P.
    SOLID-STATE ELECTRONICS, 2006, 50 (9-10) : 1489 - 1494
  • [38] Gate stack preparation with high-k materials in a cluster tool
    De Gendt, S
    Heyns, M
    Conard, T
    Nohira, H
    Richard, O
    Vandervorst, W
    Caymax, M
    Maes, JW
    Tuominen, M
    Bajolet, P
    2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 395 - 398
  • [39] High-k metal gate MOSFETs:: Impact of extrinsic process condition on the gate-stack quality -: A mobility study
    Trojman, Lionel
    Ragnarsson, Lars-Ake
    O'Sullivan, Barry J.
    Rosmeulen, Maarten
    Kaushik, Vidya S.
    Groeseneken, Guido V.
    Maes, Herman E.
    De Gendt, Stefan
    Heyns, Marc
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 497 - 503
  • [40] Analog and RF Performance Evaluation of Dual Metal Double Gate High-k Stack (DMDG-HKS) MOSFETs
    Gupta, Santosh K.
    Baishya, S.
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2013, 5 (03)
12345