SEMATECHo ptimizes the gate stack with dual high-k and metal gate

被引：0
|
作者：
不详
机构：
来源：
SOLID STATE TECHNOLOGY | 2006年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
下载
收藏
页码：22 / 22
页数：1
相关论文
共 50 条
  • [41] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
    Ekta Goel
    Silicon, 2022, 14 : 11539 - 11544
  • [42] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
    Goel, Ekta
    SILICON, 2022, 14 (17) : 11539 - 11544
  • [43] High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for high frequency applications
    Goel, Anubha
    Rewari, Sonam
    Verma, Seema
    Gupta, R. S.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (05): : 1697 - 1705
  • [44] High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for high frequency applications
    Anubha Goel
    Sonam Rewari
    Seema Verma
    R. S. Gupta
    Microsystem Technologies, 2020, 26 : 1697 - 1705
  • [45] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 82 : 82 - 85
  • [46] Investigation of Gate Etch Damage at Metal/High-k Gate Dielectric Stack Through Random Telegraph Noise in Gate Edge Direct Tunneling Current
    Cho, Heung-Jae
    Son, Younghwan
    Oh, Byoungchan
    Jang, Seunghyun
    Lee, Jong-Ho
    Park, Byung-Gook
    Shin, Hyungcheol
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 569 - 571
  • [47] Fluorine interface treatments within the gate stack for defect passivation in 28nm high-k metal gate technology
    Drescher, Maximilian
    Naumann, Andreas
    Sundqvist, Jonas
    Erben, Elke
    Grass, Carsten
    Trentzsch, Martin
    Lazarevic, Florian
    Leitsmann, Roman
    Plaenitz, Philipp
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
  • [48] Vertical 1.2kV SiC Power MOSFETs with High-k/Metal Gate Stack
    Wirths, Stephan
    Arango, Yulieth Christina
    Prasmusinto, Alyssa
    Alfieri, Giovanni
    Bianda, Enea
    Mihaila, Andrei
    Kranz, Lukas
    Bellini, Marco
    Knoll, Lars
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 103 - 106
  • [49] Advanced high-k/metal gate stack progress and challenges - a materials and process integration perspective
    Park, C. S.
    Lysaght, P.
    Hussain, M. M.
    Huang, J.
    Bersuker, G.
    Majhi, P.
    Kirsch, P. D.
    Jammy, R.
    Tseng, H. H.
    INTERNATIONAL JOURNAL OF MATERIALS RESEARCH, 2010, 101 (02) : 155 - 163
  • [50] Electrical and materials properties of AlN/HfO2 high-k stack with a metal gate
    Reid, Kimberly G.
    Dip, Anthony
    Sasaki, Sadao
    Triyoso, Dina
    Samavedam, Sri
    Gilmer, David
    Gondran, Carolyn F. H.
    THIN SOLID FILMS, 2009, 517 (08) : 2712 - 2718
12345