SEMATECHo ptimizes the gate stack with dual high-k and metal gate

被引:0
|
作者
不详
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
下载
收藏
页码:22 / 22
页数:1
相关论文
共 50 条
  • [21] Performance Analysis of a Front High-K Gate Stack Dual-Material Tri-gate SON MOSFET
    Banerjee, Pritha
    Sarkar, Anup
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 69 - 77
  • [22] Gate Leakage in Hafnium Oxide High-k Metal Gate nMOSFETs
    Rao, Ashutosh
    Mukhopadhyay, Gautam
    2013 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE 2013), 2013, : 389 - 394
  • [23] Inversion mobility and gate leakage in high-k/metal gate MOSFETs
    Kotlyar, R
    Giles, MD
    Matagne, P
    Obradovic, B
    Shrifen, L
    Stettler, M
    Wang, E
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 391 - 394
  • [24] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
    Yew, K. S.
    Ang, D. S.
    Tang, L. J.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
  • [25] Breakdown in the metal/high-k gate stack: Identifying the "weak link" in the multilayer dielectric
    Bersuker, G.
    Heh, D.
    Young, C.
    Park, H.
    Khanal, P.
    Larcher, L.
    Padovani, A.
    Lenahan, P.
    Ryan, J.
    Lee, B. H.
    Tseng, H.
    Jarnmy, R.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 791 - +
  • [26] BTI reliability of dual metal gate CMOSFETs with Hf-based high-k gate dielectrics
    Liao, J. C.
    Fang, Y. K.
    Hou, Y. T.
    Hung, C. L.
    Hsu, P. F.
    Lin, K. C.
    Huang, K. T.
    Lee, T. L.
    Liang, M. S.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 36 - +
  • [27] High-k gate stack on germanium substrate with fluorine incorporation
    Xie, Ruilong
    Yu, Mingbin
    Lai, Mei Ying
    Chan, Lap
    Zhu, Chunxiang
    APPLIED PHYSICS LETTERS, 2008, 92 (16)
  • [28] Process and manufacturing challenges for high-K gate stack systems
    Gilmer, MC
    Luo, TY
    Huff, HR
    Jackson, MD
    Kim, S
    Bersuker, G
    Zeitzoff, P
    Vishnubhotla, L
    Brown, GA
    Amos, R
    Brady, D
    Watt, VHC
    Gale, G
    Guan, J
    Nguyen, B
    Williamson, G
    Lysaght, P
    Torres, K
    Geyling, F
    Gondran, CFH
    Fair, JA
    Schulberg, MT
    Tamagawa, T
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 323 - 341
  • [29] Capacitance Hysteresis in the High-k/Metal Gate-Stack From Pulsed Measurement
    Duan, Tianli
    Ang, Diing Shenp
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1349 - 1354
  • [30] Characterization of High-k/Metal Gate Stack Breakdown in the Time Scale of ESD Events
    Yang, Yang
    Di Sarro, James
    Gauthier, Robert J.
    Chatty, Kiran
    Li, Junjun
    Mishra, Rahul
    Mitra, Souvick
    Ioannou, Dimitris E.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 846 - 852