A single-chip MPEG-2 codec based on customizable media microprocessor

被引：6

作者：

Ishiwata, S ^{[1
]}

Yamakage, T ^{[1
]}

Tsuboi, Y ^{[1
]}

Shimazawa, T ^{[1
]}

Kitazawa, T ^{[1
]}

Michinaka, S ^{[1
]}

Yahagi, K ^{[1
]}

Takeda, H ^{[1
]}

Oue, A ^{[1
]}

Kodama, T ^{[1
]}

Matsumoto, N ^{[1
]}

Kamei, T ^{[1
]}

Miyamori, T ^{[1
]}

Ootomo, G ^{[1
]}

Matsui, M ^{[1
]}

机构：

[1] Toshiba Co Ltd, Syst LSI Res, Kawasaki, Kanagawa 2128520, Japan

来源：

PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2002年

关键词：

D O I：

10.1109/CICC.2002.1012789

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A single-chip MPEG2 MP@ML codec, integrating 3.8M gates on 72mm(2) die, is described. It has heterogeneous multiprocessor architecture in which six microprocessors with the same instruction set but different customization execute specific tasks such as video, audio etc. concurrently. The microprocessor, developed for digital media processing, provides various extensions such as VLIW one and DSP one inherent in its architecture. Making full use of the extensions, the chip executes encoding and decoding of video, audio and system concurrently in real time.

引用

页码：163 / 166

页数：4

共 50 条

[1] A single-chip MPEG-2 codec based on customizable media embedded processor
Ishiwata, S
Yamakage, T
Tsuboi, Y
Shimazawa, T
Kitazawa, T
Michinaka, S
Yahagi, K
Takeda, H
Oue, A
Kodama, T
Matsumoto, N
Kamei, T
Saito, M
Miyamori, T
Ootomo, G
Matsui, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) : 530 - 540
[2] A low-power single-chip MPEG-2 CODEC LSI
Tsuboi, Y
Arai, H
Takahashi, M
Oku, M
[J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 73 - 76
[3] Single-chip MPEG-2 codec cuts the cost of designing digital video recorders
Desposito, J
[J]. ELECTRONIC DESIGN, 2000, 48 (08) : 62 - 64
[4] Single-chip MPEG-2 video encoder
Endo, Makoto
Ogura, Takeshi
Minami, Toshihiro
Nitta, Koyo
[J]. NTT R and D, 2000, 49 (11): : 618 - 626
[5] A single-chip MPEG2 CODEC for DVD plus RW
Geerlings, J
Desmicht, E
de Perthuis, H
[J]. 2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 40 - 41
[6] A 1.1W single-chip MPEG-2 HDTV CODEC LSI for embedding in consumer-oriented mobile CODEC systems
Iwasaki, H
Naganuma, J
Nakajima, Y
Tashiro, Y
Nakamura, K
Yoshitome, T
Onishi, T
Ikeda, M
Izuoka, T
Endo, M
[J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 177 - 180
[7] An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU
Ooi, Y
Ohnishi, O
Yokoyama, Y
Katayama, Y
Mizuno, M
Yamashina, M
Takano, H
Hayashi, N
Tamitani, I
[J]. 1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 599 - 602
[8] Block processing unit in a single-chip MPEG-2 video encoder LSI
System ASIC Division, NEC Corporation, 1753, Shimonumabe, Nakahara-ku, Kawasaki, 211-8666, Japan
不详
不详
不详
不详
不详
不详
[J]. J VLSI Signal Process Syst Signal Image Video Technol, 1 (59-64):
[9] I.McIC: A single-chip MPEG-2 video encoder for storage
vanderWerf, A
Bruls, F
Kleihorst, RP
Waterlander, E
Verstraelen, MJW
Friedrich, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1817 - 1823
[10] A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI
Yoichi Katayama
Toshiaki Kitsuki
Yasushi Ooi
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 59 - 64

← 1 2 3 4 5 →