A single-chip MPEG-2 codec based on customizable media microprocessor

被引：6

作者：

Ishiwata, S ^{[1
]}

Yamakage, T ^{[1
]}

Tsuboi, Y ^{[1
]}

Shimazawa, T ^{[1
]}

Kitazawa, T ^{[1
]}

Michinaka, S ^{[1
]}

Yahagi, K ^{[1
]}

Takeda, H ^{[1
]}

Oue, A ^{[1
]}

Kodama, T ^{[1
]}

Matsumoto, N ^{[1
]}

Kamei, T ^{[1
]}

Miyamori, T ^{[1
]}

Ootomo, G ^{[1
]}

Matsui, M ^{[1
]}

机构：

[1] Toshiba Co Ltd, Syst LSI Res, Kawasaki, Kanagawa 2128520, Japan

来源：

PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2002年

关键词：

D O I：

10.1109/CICC.2002.1012789

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A single-chip MPEG2 MP@ML codec, integrating 3.8M gates on 72mm(2) die, is described. It has heterogeneous multiprocessor architecture in which six microprocessors with the same instruction set but different customization execute specific tasks such as video, audio etc. concurrently. The microprocessor, developed for digital media processing, provides various extensions such as VLIW one and DSP one inherent in its architecture. Making full use of the extensions, the chip executes encoding and decoding of video, audio and system concurrently in real time.

引用

页码：163 / 166

页数：4

共 50 条

[41] A SINGLE-CHIP MPEG1 DECODER
KAWAHARA, K
YAMAUCHI, H
OKADA, S
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (03) : 707 - 715
[42] Motion estimation and compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG-2 video encoder
Nitta, K
Minami, T
Kondo, T
Ogura, T
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2001, E84D (03) : 317 - 325
[43] 1.5-W single-chip MPEG-2 MPML video encoder with low power motion estimation and clocking
NEC Corp, Kanagawa, Japan
[J]. IEEE J Solid State Circuits, 11 (1807-1816):
[44] A SINGLE-CHIP CODEC WITH SWITCHED-CAPACITOR FILTERS
IWATA, A
KIKUCHI, H
UCHIMURA, K
MORINO, A
NAKAJIMA, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (04) : 315 - 321
[45] Single-chip codec brings advances multimedia to PCs
Fletcher, P
[J]. ELECTRONIC DESIGN, 1996, 44 (20) : 67 - &
[46] Single-chip multi stream format system CODEC
Anon
[J]. Electronic Product Design, 2001, 22 (03):
[47] AN INTEGRATED SINGLE-CHIP PCM VOICE CODEC WITH FILTERS
GREGORIAN, R
WEGNER, GA
NICHOLSON, WE
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (04) : 322 - 333
[48] Motion estimation and compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG-2 video encoder
Nitta, Koyo
Minami, Toshihiro
Kondo, Toshio
Ogura, Takeshi
[J]. 2001, Institute of Electronics, Information and Communication, Engineers, IEICE (E84-D)
[49] A single-chip MPEG-2 MP@ML audio/video encoder/decoder with a programmable Video Interface Unit
Chen, CT
Chen, TC
Jeng, FC
Cheng, H
Konstantinides, K
[J]. 2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 941 - 944
[50] Mobile video transmission system architecture based on MPEG-2 software codec
Takishima, Y
Yamashita, T
Sakazawa, S
Wada, M
[J]. MULTIMEDIA SYSTEMS AND APPLICATIONS III, 2001, 4209 : 232 - 239

← 1 2 3 4 5 →