Motion estimation and compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG-2 video encoder

被引：0

作者：

Nitta, K ^{[1
]}

Minami, T

Kondo, T

Ogura, T

机构：

[1] NTT, Cyber Space Labs, Yokosuka, Kanagawa 2390847, Japan

[2] NTT, Intellectual Property Ctr, Musashino, Tokyo 1808585, Japan

[3] Mie Univ, Fac Informat Technol, Tsu, Mie 5148507, Japan

来源：

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2001年 / E84D卷 / 03期

关键词：

motion estimation and compensation; scene-adaptive algorithm; MPEG-2 video encoder; hardware architecture; SIMD;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a unique motion estimation and compensation (ME/MC) hardware architecture for a scene-adaptive algorithm. By statistically analyzing the characteristics of the scene being encoded and controlling the encoding parameters according to the scene, the quality of the decoded image can be enhanced. The most significant feature of the architecture is that the two modules for ME/MC can work independently. Since a time interval can be inserted between the operations of the two modules, a scene-adaptive algorithm can be implemented in the architecture. The ME/MC architecture is loaded on a single-chip MPEG-2 video encoder.

引用

页码：317 / 325

页数：9

共 50 条

[1] Motion estimation and compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG-2 video encoder
Nitta, Koyo
Minami, Toshihiro
Kondo, Toshio
Ogura, Takeshi
[J]. 2001, Institute of Electronics, Information and Communication, Engineers, IEICE (E84-D)
[2] Motion estimation motion compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG2 MP@ML video encoder
Nitta, K
Minami, T
Kondo, T
Ogura, T
[J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 874 - 882
[3] Single-chip MPEG-2 video encoder
Endo, Makoto
Ogura, Takeshi
Minami, Toshihiro
Nitta, Koyo
[J]. NTT R and D, 2000, 49 (11): : 618 - 626
[4] 1.5-W single-chip MPEG-2 MPML video encoder with low power motion estimation and clocking
NEC Corp, Kanagawa, Japan
[J]. IEEE J Solid State Circuits, 11 (1807-1816):
[5] Block processing unit in a single-chip MPEG-2 video encoder LSI
System ASIC Division, NEC Corporation, 1753, Shimonumabe, Nakahara-ku, Kawasaki, 211-8666, Japan
不详
不详
不详
不详
不详
不详
[J]. J VLSI Signal Process Syst Signal Image Video Technol, 1 (59-64):
[6] I.McIC: A single-chip MPEG-2 video encoder for storage
vanderWerf, A
Bruls, F
Kleihorst, RP
Waterlander, E
Verstraelen, MJW
Friedrich, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1817 - 1823
[7] A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI
Yoichi Katayama
Toshiaki Kitsuki
Yasushi Ooi
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 59 - 64
[8] A block processing unit in a single-chip MPEG-2 video encoder LSI
Katayama, Y
Kitsuki, T
Ooi, Y
[J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 459 - 468
[9] A block processing unit in a single-chip MPEG-2 video encoder LSI
Katayama, Y
Kitsuki, T
Ooi, Y
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (01): : 59 - 64
[10] An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU
Ooi, Y
Ohnishi, O
Yokoyama, Y
Katayama, Y
Mizuno, M
Yamashina, M
Takano, H
Hayashi, N
Tamitani, I
[J]. 1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 599 - 602

← 1 2 3 4 5 →