Block processing unit in a single-chip MPEG-2 video encoder LSI

被引:0
|
作者
System ASIC Division, NEC Corporation, 1753, Shimonumabe, Nakahara-ku, Kawasaki, 211-8666, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
不详 [5 ]
不详 [6 ]
不详 [7 ]
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI
    Yoichi Katayama
    Toshiaki Kitsuki
    Yasushi Ooi
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 59 - 64
  • [2] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 459 - 468
  • [3] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (01): : 59 - 64
  • [4] Single-chip MPEG-2 video encoder
    Endo, Makoto
    Ogura, Takeshi
    Minami, Toshihiro
    Nitta, Koyo
    NTT R and D, 2000, 49 (11): : 618 - 626
  • [5] Development of single-chip MPEG2 video encoder LSI
    Matsuura, Tadao
    Kusao, Hiroshi
    Okuyama, Makoto
    Hyohdoh, Masaaki
    Ishihara, Hitoshi
    Fujiwara, Yoichi
    Omatsu, Tomohiro
    Kitahara, Itaru
    Uchibe, Makoto
    Ishikawa, Yutaka
    Toyoyama, Shinji
    Okuno, Tomohisa
    Hashimoto, Mitsuru
    Murakami, Satoshi
    Shapu Giho/Sharp Technical Journal, 1998, (72): : 42 - 45
  • [6] An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU
    Ooi, Y
    Ohnishi, O
    Yokoyama, Y
    Katayama, Y
    Mizuno, M
    Yamashina, M
    Takano, H
    Hayashi, N
    Tamitani, I
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 599 - 602
  • [7] I.McIC: A single-chip MPEG-2 video encoder for storage
    vanderWerf, A
    Bruls, F
    Kleihorst, RP
    Waterlander, E
    Verstraelen, MJW
    Friedrich, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1817 - 1823
  • [8] A single-chip MPEG-2 MP@ML audio/video encoder/decoder with a programmable Video Interface Unit
    Chen, CT
    Chen, TC
    Jeng, FC
    Cheng, H
    Konstantinides, K
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 941 - 944
  • [9] A low-power single-chip MPEG-2 CODEC LSI
    Tsuboi, Y
    Arai, H
    Takahashi, M
    Oku, M
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 73 - 76
  • [10] SuperENC: MPEG-2 video encoder chip
    Ikeda, M
    Kondo, T
    Nitta, K
    Suguri, K
    Yoshitome, T
    Minami, T
    Iwasaki, H
    Ochiai, K
    Naganuma, J
    Endo, M
    Tashiro, Y
    Watanabe, H
    Kobayashi, N
    Okubo, T
    Ogura, T
    Kasai, R
    IEEE MICRO, 1999, 19 (04) : 56 - 65