SuperENC: MPEG-2 video encoder chip

被引:14
|
作者
Ikeda, M
Kondo, T
Nitta, K
Suguri, K
Yoshitome, T
Minami, T
Iwasaki, H
Ochiai, K
Naganuma, J
Endo, M
Tashiro, Y
Watanabe, H
Kobayashi, N
Okubo, T
Ogura, T
Kasai, R
机构
关键词
D O I
10.1109/40.782568
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
EMERGING MULTIMEDIA APPLICATIONS, SUCH AS DIGITAL VERSATILE DISK AND HIGH-DEFINITION TELEVISION, DEMAND HIGHER QUALITY VIDEO THAN EVER BEFORE. IN RESPONSE, OUR MPEG-2 VIDEO ENCODER CHIP SUPPORTS MULTIPLE PROFILES AND LEVELS.
引用
收藏
页码:56 / 65
页数:10
相关论文
共 50 条
  • [1] Two-chip MPEG-2 video encoder
    Kondo, T
    Suguri, K
    Ikeda, M
    Abe, T
    Matsuda, H
    Okubo, T
    Oguro, K
    Tashiro, Y
    Ono, N
    Minami, T
    Kusaba, R
    Ikenaga, T
    Shibata, N
    Kasai, R
    Otsu, K
    Nakagawa, F
    Sato, Y
    [J]. IEEE MICRO, 1996, 16 (02) : 51 - 58
  • [2] Single-chip MPEG-2 video encoder
    Endo, Makoto
    Ogura, Takeshi
    Minami, Toshihiro
    Nitta, Koyo
    [J]. NTT R and D, 2000, 49 (11): : 618 - 626
  • [3] Parallel MPEG-2 Video Encoder
    Sachdeva, Ravin
    Saha, Kaushik
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 159 - 160
  • [4] An efficient frame memory interface of MPEG-2 video encoder ASIC chip
    Kim, K
    Koh, JS
    Suh, KB
    Chong, JW
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 507 - 514
  • [5] Block processing unit in a single-chip MPEG-2 video encoder LSI
    System ASIC Division, NEC Corporation, 1753, Shimonumabe, Nakahara-ku, Kawasaki, 211-8666, Japan
    不详
    不详
    不详
    不详
    不详
    不详
    [J]. J VLSI Signal Process Syst Signal Image Video Technol, 1 (59-64):
  • [6] I.McIC: A single-chip MPEG-2 video encoder for storage
    vanderWerf, A
    Bruls, F
    Kleihorst, RP
    Waterlander, E
    Verstraelen, MJW
    Friedrich, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1817 - 1823
  • [7] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    [J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 459 - 468
  • [8] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (01): : 59 - 64
  • [9] A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI
    Yoichi Katayama
    Toshiaki Kitsuki
    Yasushi Ooi
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 59 - 64
  • [10] An area efficient dct architecture for MPEG-2 video encoder
    Kim, K
    Koh, JS
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) : 62 - 67