Block processing unit in a single-chip MPEG-2 video encoder LSI

被引：0
|
作者：
System ASIC Division, NEC Corporation, 1753, Shimonumabe, Nakahara-ku, Kawasaki, 211-8666, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
不详 [5 ]
不详 [6 ]
不详 [7 ]
机构：
来源：
J VLSI Signal Process Syst Signal Image Video Technol | / 1卷 / 59-64期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Three-layer cooperative architecture for MPEG-2 video encoder LSI
    Ikeda, M
    Kondo, T
    Nitta, K
    Suguri, K
    Yoshitome, T
    Minani, T
    Naganuma, J
    Ogura, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 170 - 178
  • [22] Parallel MPEG-2 Video Encoder
    Sachdeva, Ravin
    Saha, Kaushik
    IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 159 - 160
  • [23] A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking
    Mizuno, M
    Ooi, Y
    Hayashi, N
    Goto, J
    Hozumi, M
    Furuta, K
    Shibayama, A
    Nakazawa, Y
    Ohnishi, O
    Zhu, SY
    Yokoyama, Y
    Katayama, Y
    Takano, H
    Miki, N
    Senda, Y
    Tamitani, I
    Yamashina, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1807 - 1816
  • [24] A SINGLE-CHIP MULTISTANDARD VIDEO ENCODER
    ALRUTZ, H
    DESOR, HJ
    FLAMM, P
    SUMMA, V
    WAGNER, E
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 581 - 586
  • [25] Single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for large scale processing beyond HDTV level
    Iwasaki, Hiroe
    Naganuma, Jiro
    Nitta, Koyo
    Nakamura, Ken
    Yoshitome, Takeshi
    Ogura, Mitsuo
    Nakajima, Yasuyulci
    Tashiro, Yutaka
    Onishi, Takayuki
    Ikeda, Mitsuo
    Minami, Toshihiro
    Endo, Makoto
    Yashima, Yoshiyuki
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (09) : 1055 - 1059
  • [26] Single-chip MPEG-2 422P@HL CODEC LSI with multi-chip configuration for large scale processing beyond HDTV level
    Iwasaki, H
    Naganuma, J
    Nitta, K
    Nakamura, K
    Yoshitome, T
    Ogura, M
    Nakajima, Y
    Tashiro, Y
    Onishi, T
    Ikeda, M
    Endo, M
    DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 2 - 7
  • [27] A single-chip MPEG-2 codec based on customizable media microprocessor
    Ishiwata, S
    Yamakage, T
    Tsuboi, Y
    Shimazawa, T
    Kitazawa, T
    Michinaka, S
    Yahagi, K
    Takeda, H
    Oue, A
    Kodama, T
    Matsumoto, N
    Kamei, T
    Miyamori, T
    Ootomo, G
    Matsui, M
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 163 - 166
  • [28] An efficient frame memory interface of MPEG-2 video encoder ASIC chip
    Kim, K
    Koh, JS
    Suh, KB
    Chong, JW
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 507 - 514
  • [29] Multi-resolution block matching algorithm and its LSI architecture for fast motion estimation in MPEG-2 video encoder
    Song, BC
    Chun, KW
    IMAGE AND VIDEO COMMUNICATIONS AND PROCESSING 2003, PTS 1 AND 2, 2003, 5022 : 236 - 247
  • [30] A low-cost audio/video single-chip MPEG2 encoder for consumer video storage applications
    Bruls, WHA
    Salomons, EW
    van der Werf, A
    Gunnewiek, RK
    Camiciotti, L
    IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, 2000, : 314 - 315
12345