A Low-Power Area-Efficient Design and Comparative Analysis for High-Resolution Neural Data Compression

被引:0
|
作者
Ashraf, Mohammed [1 ]
Mostafa, Hassan [1 ,2 ]
El-Adawy, Ahmed A. [1 ]
机构
[1] Cairo Univ, Elect & Commun Engn Dept, Giza 12613, Egypt
[2] AUC & Zewail City Sci & Technol, Ctr Nanoelect & Devices, New Cairo 11835, Egypt
基金
加拿大自然科学与工程研究理事会;
关键词
Neural Signals; Multichannel Neural Recording; Data Compression; Image processing; Low-power Design; HW Implementation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nowadays, brain scientific research progress depends on signal compression at high spatial resolutions, for efficient storage and low-rate transmission through wireless connection to outside world. So that neural data compression at the implant site is necessary in order to conform with the wireless rates restrictions. In this paper, the high spatial correlation is utilized to increase the data compression ratio. Then we investigate and compare three different proposed low-power image compression algorithms based on discrete cosine transform (DCT) and discrete wavelet transform (DWT) to provide the best trade-off between hardware complexity and compression performance. Hence, we conclude that Adaptive 2D-DWT algorithm is a promising solution for low-power implantable devices.
引用
收藏
页码:217 / 220
页数:4
相关论文
共 50 条
  • [21] A Low-power and Area-efficient Radix-3 SAR ADC
    Reddy, Yelaka Sunil Gavaskar
    Lam, Y. Y. H.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 146 - 149
  • [23] Low-Power and Area-Efficient Parallel Multiplier Design Using Two-Dimensional Bypassing
    Kumar, Pankaj
    Sharma, Rajender Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (02)
  • [24] A LOW-POWER, AREA-EFFICIENT DIGITAL-FILTER FOR DECIMATION AND INTERPOLATION
    BRANDT, BP
    WOOLEY, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 679 - 687
  • [25] Power adaptive high-resolution neural data compression algorithm (PANDCA)
    Ashraf, Mohammed
    Mostafa, Hassan
    Eladawy, Ahmed
    Ismail, Yehea
    MICROELECTRONICS JOURNAL, 2019, 88 : 154 - 163
  • [26] Low-Power, High-Speed, and Area-Efficient Multiplier Based on the PTL Logic Style
    Pan, Wanyuan
    Yu, Yihe
    Tang, Chengcheng
    Yin, Ningyuan
    Yu, Zhiyi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (07) : 3538 - 3542
  • [27] A High-Speed, Low-Power, and Area-Efficient FGMOS-Based Full Adder
    Gupta, Roshani
    Gupta, Rockey
    Sharma, Susheel
    IETE JOURNAL OF RESEARCH, 2022, 68 (03) : 2305 - 2311
  • [28] The Design of a Low-power, High-resolution Controller Board for μPnP.
    Yang, Fan
    Hughes, Danny
    Joosen, Wouter
    Man, Ka Lok
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 173 - 174
  • [29] FPGA implementation of a low-power and area-efficient state-table-based compression algorithm for DSLR cameras
    Lone, Mohd Rafi
    Hakim, Najeeb-ud-Din
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (06) : 2927 - 2942
  • [30] LOW-POWER THERMOMETER HAS HIGH-RESOLUTION
    ANTONESCU, M
    ELECTRONICS, 1983, 56 (06): : 124 - 124