Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations

被引：34
|
作者：
Das, M [1 ]
机构：
[1] Texas Instruments India Ltd, Bangalore 560017, Karnataka, India
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2002年 / 49卷 / 03期
关键词：
D O I：
10.1109/TCSII.2002.1013867
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A comprehensive study on gain-boosted regulated cascode operational transconductance amplifiers (OTA) is discussed. These amplifiers are usually good for power optimized high-speed designs. However, location of an additional pole-zero pair in the transfer function makes the transient response much slower than expected. A new design is proposed along with the systematic approach which get rid of this pole-zero pair and deliberately puts a pair of complex poles to make the design faster.
引用
收藏
页码：204 / 207
页数：4
相关论文
共 50 条
  • [21] THCMOS - TESTABLE HIGH-SPEED CMOS DESIGN
    RAJSUMAN, R
    GUPTA, B
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 420 - 425
  • [22] High-speed CMOS unity-gain current amplifier
    Di Cataldo, Giuseppe
    Mita, Rosario
    Pennisi, Salvatore
    MICROELECTRONICS JOURNAL, 2006, 37 (10) : 1086 - 1091
  • [23] A CMOS high-speed multistage preamplifier for comparator design
    Fan, XP
    Chan, PK
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 545 - 548
  • [24] High-speed CMOS Track/Hold circuit design
    Kobayashi, H
    Zin, MAM
    Kobayashi, K
    San, H
    Sato, H
    Ichimura, JI
    Onaya, Y
    Kurosawa, N
    Kimura, Y
    Yuminaka, Y
    Tanaka, K
    Myono, T
    Abe, F
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (1-2) : 161 - 170
  • [25] High-Speed CMOS Track/Hold Circuit Design
    Haruo Kobayashi
    Mohd Asmawi Mohamed Zin
    Kazuya Kobayashi
    Hao San
    Hiroyuki Sato
    Jun-Ichi Ichimura
    Yoshitaka Onaya
    Yuuichi Takahashi
    Naoki Kurosawa
    Yasuyuki Kimura
    Yasushi Yuminaka
    Kouji Tanaka
    Takao Myono
    Fuminori Abe
    Analog Integrated Circuits and Signal Processing, 2001, 27 : 161 - 170
  • [26] High-speed, robust CMOS dynamic circuit design
    Lai, Lianzhang
    Tang, Tingao
    Lin, Yinyin
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (06): : 1006 - 1011
  • [27] A High DC-Gain Modified CMOS OTA
    Lee, Dong-Soo
    Dadashi, Ali
    Lee, Kang-Yoon
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 329 - 332
  • [28] Graphical Approach to Analysis and Design of Gain-Boosted Near-fmax Feedback Amplifiers
    Amakawa, Shuhei
    Ito, Yuji
    2016 46TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2016, : 1039 - 1042
  • [29] End system optimizations for high-speed TCP
    Chase, JS
    Gallatin, AJ
    Yocum, KG
    IEEE COMMUNICATIONS MAGAZINE, 2001, 39 (04) : 68 - 74
  • [30] DESIGN OF HIGH-SPEED, HIGH-DENSITY CNNS IN CMOS TECHNOLOGY
    CRUZ, JM
    CHUA, LO
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1992, 20 (05) : 555 - 572
12345