High-speed CMOS Track/Hold circuit design

被引：0
|
作者：
Kobayashi, H
Zin, MAM
Kobayashi, K
San, H
Sato, H
Ichimura, JI
Onaya, Y
Kurosawa, N
Kimura, Y
Yuminaka, Y
Tanaka, K
Myono, T
Abe, F
机构：
[1] Gunma Univ, Dept Elect Engn, Kiryu, Gumma 3768515, Japan
[2] Sanyo Elect Corp, Semicond Co, Oizumi, Gunma 3700596, Japan
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2001年 / 27卷 / 1-2期
关键词：
Track/Hold circuit; Sample/Hold circuit; AD converter; sampling; CMOS;
D O I：
10.1023/A:1011283613869
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes the design of a high-speed CMOS Track/Hold circuit in front of an ADC. The Track/Hold circuit employs differential open-loop architecture, very linear source follower input buffers, NMOS sampling switches and bootstrap sampling-switch driver circuits for high-speed operation with 3.3 V supply voltage. SPICE simulations with MOSIS 0.35 mum CMOS BSIM3v3 parameters showed that it achieves a signal-to-(noise+distortion)-ratio (SNDR) of more than 50 dB for up to 100 MHz sinusoidal input at 200 MS/s with 40 mW power consumption.
引用
收藏
页码：161 / 170
页数：10
相关论文
共 50 条
  • [1] High-Speed CMOS Track/Hold Circuit Design
    Haruo Kobayashi
    Mohd Asmawi Mohamed Zin
    Kazuya Kobayashi
    Hao San
    Hiroyuki Sato
    Jun-Ichi Ichimura
    Yoshitaka Onaya
    Yuuichi Takahashi
    Naoki Kurosawa
    Yasuyuki Kimura
    Yasushi Yuminaka
    Kouji Tanaka
    Takao Myono
    Fuminori Abe
    Analog Integrated Circuits and Signal Processing, 2001, 27 : 161 - 170
  • [2] A fully differential low-voltage CMOS high-speed track-and-hold circuit
    Lee, TS
    Lu, CC
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 397 - 400
  • [3] A low-voltage fully differential CMOS high-speed track-and-hold circuit
    Lee, TS
    Lu, CC
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 141 - 144
  • [4] Noise analysis in ultra high speed CMOS track and hold circuit
    Liang, Hailang
    Evans, Rob. J.
    Skafidas, Efstratios
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 330 - 334
  • [5] Noise analysis in ultra high speed CMOS track and hold circuit
    Liang, Hailang
    Evans, Rob J.
    Skafidas, Efstratios
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 79 - 83
  • [6] Design and Analysis of CMOS High-Speed High Dynamic-Range Track-and-Hold Amplifiers
    Liu, Yu-Cheng
    Chang, Hong-Yeh
    Huang, Shu-Yan
    Chen, Kevin
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (09) : 2841 - 2853
  • [7] A High Speed, Highly linear CMOS Fully Differential Track and Hold Circuit
    Nejad, Shaahin Haddadi
    Kouzekanani, Ziaaddin Daie
    Sobhi, Jafar
    Fard, Iman Salami
    Ghanbari, Kuresh
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 23 - 27
  • [8] A High Performance Track and Hold Circuit for High-Resolution High-Speed ADC
    Hua Cai and Ping Li School of Microelectronics and Solid-State Electronics
    Journal of Electronic Science and Technology, 2011, 9 (03) : 216 - 220
  • [9] High-speed, robust CMOS dynamic circuit design
    Lai, Lianzhang
    Tang, Tingao
    Lin, Yinyin
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (06): : 1006 - 1011
  • [10] A high-speed BiCMOS switched-current track-and-hold circuit
    Reimann, T
    Krummenacher, F
    Declercq, M
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 377 - 380
12345