High-speed CMOS Track/Hold circuit design

被引：0

作者：

Kobayashi, H

Zin, MAM

Kobayashi, K

San, H

Sato, H

Ichimura, JI

Onaya, Y

Kurosawa, N

Kimura, Y

Yuminaka, Y

Tanaka, K

Myono, T

Abe, F

机构：

[1] Gunma Univ, Dept Elect Engn, Kiryu, Gumma 3768515, Japan

[2] Sanyo Elect Corp, Semicond Co, Oizumi, Gunma 3700596, Japan

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2001年 / 27卷 / 1-2期

关键词：

Track/Hold circuit; Sample/Hold circuit; AD converter; sampling; CMOS;

D O I：

10.1023/A:1011283613869

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the design of a high-speed CMOS Track/Hold circuit in front of an ADC. The Track/Hold circuit employs differential open-loop architecture, very linear source follower input buffers, NMOS sampling switches and bootstrap sampling-switch driver circuits for high-speed operation with 3.3 V supply voltage. SPICE simulations with MOSIS 0.35 mum CMOS BSIM3v3 parameters showed that it achieves a signal-to-(noise+distortion)-ratio (SNDR) of more than 50 dB for up to 100 MHz sinusoidal input at 200 MS/s with 40 mW power consumption.

引用

页码：161 / 170

页数：10

共 50 条

[41] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
Berg, Yngvar
Mirmotahari, Omid
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
[42] On the design of high-speed high-resolution track and holds
Caiulo, G
Fiocchi, C
Gatti, U
Maloberti, F
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 73 - 76
[43] Design seismic track irregularity for high-speed railways
Yu, Jian
Zhou, Wangbao
Jiang, Lizhong
Yan, Wen
Liu, Xiang
EARTHQUAKE ENGINEERING & STRUCTURAL DYNAMICS, 2023, 52 (15): : 4865 - 4883
[44] A novel open-loop high-speed CMOS sample-and-hold
Mousazadeh, Morteza
Hadidi, Khayrollah
Khoei, Abdollah
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2008, 62 (08) : 588 - 596
[45] A CMOS high-speed multistage preamplifier for comparator design
Fan, XP
Chan, PK
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 545 - 548
[46] Influence of temperature on the transmission performance of track circuit in high-speed railway
Yang, Yixuan
Qiao, Zhichao
Yin, Huiyuan
Li, Jilong
2018 2ND INTERNATIONAL CONFERENCE ON FUNCTIONAL MATERIALS AND CHEMICAL ENGINEERING (ICFMCE 2018), 2019, 272
[47] Key Technology Research on Jointless Track Circuit in High-speed Railway
Xu, Bo
Tong, Ying
Li, Kun
Zhu, Linfu
Zheng, Kunlin
Ma, Sha
PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS AND COMPUTER AIDED EDUCATION (ICISCAE 2018), 2018, : 443 - 445
[48] Applying Combinatorial Testing to High-Speed Railway Track Circuit Receiver
Rao, Chang
Guo, Jin
Li, Nan
Lei, Yu
Zhang, YaDong
Li, Yao
Cao, YaXin
10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS - ICSTW 2017, 2017, : 199 - 207
[49] An Adaptive Dynamic Coding Method for Track Circuit in High-speed Railway
Wang, JunFeng
Zhang, Hui
Kang, Renwei
Xu, Peng
IEEE INTELLIGENT TRANSPORTATION SYSTEMS MAGAZINE, 2022, 14 (03) : 188 - 199
[50] A High Linearity Driver with Embedded Interleaved Track-and-Hold Array for High-Speed ADC
Di Pasquo, Alessio
Nani, Claudio
Monaco, Enrico
Fanucci, Luca
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,

← 1 2 3 4 5 →