Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations

被引：34
|
作者：
Das, M [1 ]
机构：
[1] Texas Instruments India Ltd, Bangalore 560017, Karnataka, India
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2002年 / 49卷 / 03期
关键词：
D O I：
10.1109/TCSII.2002.1013867
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A comprehensive study on gain-boosted regulated cascode operational transconductance amplifiers (OTA) is discussed. These amplifiers are usually good for power optimized high-speed designs. However, location of an additional pole-zero pair in the transfer function makes the transient response much slower than expected. A new design is proposed along with the systematic approach which get rid of this pole-zero pair and deliberately puts a pair of complex poles to make the design faster.
引用
收藏
页码：204 / 207
页数：4
相关论文
共 50 条
  • [31] HIGH-SPEED CMOS.
    Croes, Rob
    Electronic components & applications, 1982, 5 (01): : 23 - 32
  • [32] HIGH-SPEED ADDITION IN CMOS
    QUACH, NT
    FLYNN, MJ
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (12) : 1612 - 1615
  • [33] Design of ultra high-speed CMOS CML buffers and latches
    Heydari, P
    Mohavavelu, R
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 208 - 211
  • [34] Design and characteristic evaluation of a high-speed CMOS imaging system
    Shang, Yuanyuan
    Guan, Yong
    Liu, Xumin
    Zhang, Weigong
    INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2010, 3 (03) : 148 - 154
  • [35] Design of high-speed CMOS frequency dividers for RF receiver
    Tang, Lu
    Wang, Zhi-Gong
    He, Xiao-Hu
    Li, Zhi-Qun
    Xu, Yong
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 552 - +
  • [36] DESIGN AND PROCESSING FOR HIGH-SPEED SHORT CHANNEL CMOS LSI
    OHWADA, K
    EHARA, K
    OMURA, Y
    DOKEN, M
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1979, 27 (7-8): : 642 - 648
  • [37] Design of CMOS CML circuits for high-speed broadband communications
    Green, MM
    Singh, U
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 204 - 207
  • [38] A CMOS high-speed imaging system design based on FPGA
    Tang, Hong
    Wang, Huawei
    Cao, Jianzhong
    Qiao, Mingrui
    AOPC 2015: IMAGE PROCESSING AND ANALYSIS, 2015, 9675
  • [39] SOI/CMOS circuit design for high-speed communication LSIs
    Ueda, K
    Wada, Y
    Hirota, T
    Maeda, S
    Mashiko, K
    Hamano, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (07) : 886 - 892
  • [40] ESD Protection Design for High-Speed Applications in CMOS Technology
    Chen, Jie-Ting
    Lin, Chun-Yu
    Chang, Rong-Kun
    Ker, Ming-Dou
    Tzeng, Tzu-Chien
    Lin, Tzu-Chiang
    2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 305 - 308
12345