A unified environment for the modeling of ultra deep submicron MOS transistors

被引:0
|
作者
Gneiting, T [1 ]
机构
[1] Advanced Modeling Solut, AdMOS GmbH, D-72636 Frickenhausen, Germany
来源
关键词
MOSFET; Compact Models; Model Parameter Extraction;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses the aspects of modern MOS modeling requirements. Starting from the fact, that even the Compact Model Council (CMC) outlined BSIM3v3 as a standard MOS simulation model, many other models are used throughout the semiconductor community. Their common approach is they are all highly scalable to cover a wide range of transistor dimensions. To cover this effect, a strategy for efficient model parameter extraction with a special emphasis on scalability is illustrated. This leads to a software architecture and a data base concept, which enables modeling engineers to handle the parameter extraction for different simulation models from one common measurement base in a very efficient and flexible way.
引用
收藏
页码:368 / 371
页数:4
相关论文
共 50 条
  • [21] Statistical modeling of MOS transistors
    Conti, M.
    Crippa, P.
    Orcioni, S.
    Turcbetti, C.
    International Workshop on Statistical Metrology, Proceedings, IWSM, 1998, : 92 - 95
  • [22] Coupled SET Pulses Modeling Based on LUT in Ultra Deep Submicron Technology
    Chen Shuming
    Liu Biwei
    Liang Bin
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1866 - 1870
  • [23] Flicker noise in deep submicron nMOS transistors
    Lukyanchikova, N
    Garbar, N
    Petrichuk, M
    Simoen, E
    Claeys, C
    SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1239 - 1245
  • [24] Scaling Transistors into the Deep-Submicron Regime
    Paul A. Packan
    MRS Bulletin, 2000, 25 : 18 - 21
  • [25] Scaling transistors into the deep-submicron regime
    Packan, PA
    MRS BULLETIN, 2000, 25 (06) : 18 - 21
  • [26] Unified regional approach to consistent and symmetric DC/AC modeling of deep-submicron MOSFETs
    Zhou, X
    Ben Chiah, S
    Chandrasekaran, K
    Lim, KY
    Chan, L
    Chu, S
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 74 - 79
  • [27] Multivariate Cubic Spline: A Versatile DC Modeling Technique Suitable for Different Deep Submicron Transistors
    Hasan, Md Sakib
    Amer, Sherif
    Islam, Syed K.
    Rose, Garrett S.
    2019 IEEE SOUTHEASTCON, 2019,
  • [28] Modeling of Annular Gate MOS Transistors
    Bezhenova, Varvara
    Michalowska-Forsyth, Alicja
    2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 44 - 47
  • [29] An advanced structural deep-submicron MOS device
    Zhao, YN
    Laihui
    Liu, ZZ
    Wu, DX
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 195 - 197
  • [30] EFFICIENT SEMIEMPIRICAL IV MODEL FOR SUBMICRON LDD MOS-TRANSISTORS
    CHUA, LM
    LIU, PC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 76 (01) : 65 - 74