A unified environment for the modeling of ultra deep submicron MOS transistors

被引:0
|
作者
Gneiting, T [1 ]
机构
[1] Advanced Modeling Solut, AdMOS GmbH, D-72636 Frickenhausen, Germany
来源
关键词
MOSFET; Compact Models; Model Parameter Extraction;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses the aspects of modern MOS modeling requirements. Starting from the fact, that even the Compact Model Council (CMC) outlined BSIM3v3 as a standard MOS simulation model, many other models are used throughout the semiconductor community. Their common approach is they are all highly scalable to cover a wide range of transistor dimensions. To cover this effect, a strategy for efficient model parameter extraction with a special emphasis on scalability is illustrated. This leads to a software architecture and a data base concept, which enables modeling engineers to handle the parameter extraction for different simulation models from one common measurement base in a very efficient and flexible way.
引用
收藏
页码:368 / 371
页数:4
相关论文
共 50 条
  • [1] Total dose effects on the matching properties of deep submicron MOS transistors
    Wang Yuxin
    Hu Rongbin
    Li Ruzhang
    Chen Guangbing
    Fu Dongbing
    Lu Wu
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (06)
  • [2] Total dose effects on the matching properties of deep submicron MOS transistors
    王育新
    胡蓉彬
    李儒章
    陈光柄
    付东兵
    陆妩
    Journal of Semiconductors, 2014, (06) : 57 - 61
  • [3] Total dose effects on the matching properties of deep submicron MOS transistors
    王育新
    胡蓉彬
    李儒章
    陈光柄
    付东兵
    陆妩
    Journal of Semiconductors, 2014, 35 (06) : 57 - 61
  • [4] Mismatch characterization of submicron MOS transistors
    Bastos, J
    Steyaert, M
    Pergoot, A
    Sansen, W
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 12 (02) : 95 - 106
  • [5] Characterizing the mismatch of submicron MOS transistors
    Lovett, SJ
    Clancy, R
    Welten, M
    Mathewson, A
    Mason, B
    ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 39 - 42
  • [6] On the punchthrough phenomenon in submicron MOS transistors
    Motorola, Inc, Austin, United States
    IEEE Trans Electron Devices, 5 (847-855):
  • [7] Mismatch Characterization of Submicron MOS Transistors
    J. Bastos
    M. Steyaert
    A. Pergoot
    W. Sansen
    Analog Integrated Circuits and Signal Processing, 1997, 12 : 95 - 106
  • [8] On the punchthrough phenomenon in submicron MOS transistors
    Fu, KY
    Tsang, YL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (05) : 847 - 855
  • [9] Modeling and characterization of ultra deep submicron CMOS devices
    Arora, ND
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (06): : 967 - 975
  • [10] Experimental Evaluation of Reliability of Deep Submicron SOI MOS Transistors at High Temperatures
    Benediktov A.S.
    Shelepin N.A.
    Ignatov P.V.
    Russian Microelectronics, 2018, 47 (3) : 217 - 220