A methodology for optimum delay, skew, and power performances in an FPGA clock network

被引：0
|
作者：
Sulaiman, Mohd S. [1 ]
机构：
[1] Multimedia Univ, Fac Engn, Selangor 63100, Malaysia
来源：
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS | 2006年 / 36卷 / 02期
关键词：
FPGA clock network; high performance; IC design; low power design; CMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A methodology for FPGA clock network optimisation is presented. The algorithms for optimisation of clock skew, delay, and power considering slew rate constraint for an FPGA fixed-clock network are implemented and verified on SX 32 FPGA chip. Measurements indicated a 60% reduction in clock slew rate and a 22% improvement in power dissipation when compared to the results of the initial, un-optimised chip.
引用
收藏
页码：85 / 90
页数：6
相关论文
共 50 条
  • [1] A balanced clock network design algorithm for clock delay, skew, and power optimization with slew rate constraint
    Sulaiman, MS
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 62 - 66
  • [2] Methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design
    Iwabuchi, Masato
    Sakamoto, Noboru
    Sekine, Yasushi
    Omachi, Takashi
    Proceedings of the International Symposium on Physical Design, 1999, : 9 - 15
  • [3] Estimation and removal of clock skew from network delay measurements
    Moon, SB
    Skelly, P
    Towsley, D
    IEEE INFOCOM '99 - THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS: THE FUTURE IS NOW, 1999, : 227 - 234
  • [4] Estimation and removal of clock skew from network delay measurements
    Moon, Sue B.
    Skelly, Paul
    Towsley, Don
    Proceedings - IEEE INFOCOM, 1999, 1 : 227 - 234
  • [5] Power and Skew Aware Point Diffusion Clock Network
    Jung, Gunok
    Kim, Chunghee
    Chae, Kyoungkuk
    Park, Giho
    Park, Sung Bae
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (11): : 1832 - 1834
  • [6] Exploiting Clock Skew Scheduling for FPGA
    Bae, Sungmin
    Mangalagiri, Prasanth
    Vijaykrishnan, N.
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1524 - 1529
  • [7] Clock skew minimization during FPGA placement
    Actel Corp, Sunnyvale, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (376-385):
  • [8] Clock skew minimization during FPGA placement
    Zhu, KZ
    Wong, DF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 376 - 385
  • [9] Clock skew scheduling with delay padding for prescribed skew domains
    Lin, Chuan
    Zhou, Hai
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 541 - +
  • [10] Circuit and Methodology for Testing Small Delay Faults in the Clock Network
    Yang, Shao-Fu
    Wen, Zhi-Yuan
    Huang, Shi-Yu
    Tsai, Kun-Han
    Cheng, Wu-Tung
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2087 - 2097
12345