Methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design

被引：0
|
作者：
Iwabuchi, Masato [1 ]
Sakamoto, Noboru [1 ]
Sekine, Yasushi [1 ]
Omachi, Takashi [1 ]
机构：
[1] Hitachi, Ltd, Tokyo, Japan
来源：
Proceedings of the International Symposium on Physical Design | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：9 / 15
相关论文
共 50 条
  • [1] A methodology for optimum delay, skew, and power performances in an FPGA clock network
    Sulaiman, Mohd S.
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2006, 36 (02): : 85 - 90
  • [2] A balanced clock network design algorithm for clock delay, skew, and power optimization with slew rate constraint
    Sulaiman, MS
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 62 - 66
  • [3] Clock skew reduction in ASIC logic design: A methodology for clock tree management
    Balboni, A
    Costi, C
    Pellencin, M
    Quadrini, A
    Sciuto, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (04) : 344 - 356
  • [4] Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew
    Neves, JL
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 286 - 291
  • [5] Effects of coupling capacitance and inductance on delay uncertainty and clock skew
    Roy, Abinash
    Mahmoud, Noha
    Chowdhury, Masud H.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 184 - +
  • [6] Clock skew verification in the presence of IR-drop in the power distribution network
    Saleh, R
    Hussain, SZ
    Rochel, S
    Overhauser, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (06) : 635 - 644
  • [7] Low Power Discrete Voltage Assignment Under Clock Skew Scheduling
    Li, Li
    Sun, Jian
    Lu, Yinghai
    Zhou, Hai
    Zeng, Xuan
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [8] Low Voltage Adaptive Delay Clock Buffer Design
    Liu, Yafei
    Li, Xiangyu
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [9] Clock Skew Minimization in Multiple Dynamic Supply Voltage with Adjustable Delay Buffers Restriction
    Kao, Chi-Chou
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 79 (01): : 99 - 104
  • [10] Clock Skew Minimization in Multiple Dynamic Supply Voltage with Adjustable Delay Buffers Restriction
    Chi-Chou Kao
    Journal of Signal Processing Systems, 2015, 79 : 99 - 104
12345