A balanced clock network design algorithm for clock delay, skew, and power optimization with slew rate constraint

被引：0
|
作者：
Sulaiman, MS [1 ]
机构：
[1] Multimedia Univ, Fac Engn, Cyberjaya 63100, Selangor, Malaysia
来源：
2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS | 2002年
关键词：
high performance; IC design; low power design;
D O I：
10.1109/SMELEC.2002.1217776
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A heuristic algorithm for optimized clock network design is presented. The algorithms for optimization of clock skew, delay, and power considering slew rate constraint for a balanced IC clock tree are implemented using a modified method of cautious approach. Algorithms developed are verified with the model of a real chip, i.e. post layout model of an FPGA chip. HSpice simulations at 115degreesC, with CMOS 0.35 mum models and parameters show. a 60% reduction in the clock slew rate and a 23% improvement in the power dissipation when compared to. the results of the initial, unoptimized chip.
引用
收藏
页码：62 / 66
页数：5
相关论文
共 50 条
  • [1] TGSCO: An algorithm for topology generation of clock tree with skew constraint and optimization
    Liu, Y
    Hong, XL
    Cai, YC
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1444 - 1448
  • [2] Minimal buffer insertion in clock trees with skew and slew rate constraints
    Tellez, GE
    Sarrafzadeh, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 333 - 342
  • [3] A methodology for optimum delay, skew, and power performances in an FPGA clock network
    Sulaiman, Mohd S.
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2006, 36 (02): : 85 - 90
  • [4] Minimal buffer insertion in clock trees with skew and slew rate constraints
    IBM Corp, East Fishkill, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (333-342):
  • [5] Thermal aware clock tree optimization with balanced clock skew in 3D ICs
    Cho, Kyungin
    Jang, Cheoljon
    Song, Jiho
    Kim, Sangdeok
    Chong, Jongwha
    18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
  • [6] Efficient clock skew scheduling and delay extraction for slack optimization
    Department of Computer Science and Technology, Peking University, Beijing 100871, China
    不详
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2008, 10 (1288-1296):
  • [7] Novel buffer insertion algorithm for clock delay and skew minimization
    Zeng, Xuan
    Zhou, Li-Li
    Huang, Sheng
    Zhou, Dian
    Li, Wei
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (11): : 1458 - 1462
  • [8] Clock Skew Optimization Considering Complicated Power Modes
    Lung, Chiao-Ling
    Zeng, Zi-Yi
    Chou, Chung-Han
    Chang, Shih-Chieh
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1474 - 1479
  • [9] A global minimum clock distribution network augmentation algorithm for guaranteed clock skew yield
    Liu, Bao
    Kahng, Andrew B.
    Xu, Xu
    Hu, Jiang
    Venkataraman, Ganesh
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 25 - +
  • [10] Estimation and removal of clock skew from network delay measurements
    Moon, Sue B.
    Skelly, Paul
    Towsley, Don
    Proceedings - IEEE INFOCOM, 1999, 1 : 227 - 234
12345