A methodology for optimum delay, skew, and power performances in an FPGA clock network

被引：0
|
作者：
Sulaiman, Mohd S. [1 ]
机构：
[1] Multimedia Univ, Fac Engn, Selangor 63100, Malaysia
来源：
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS | 2006年 / 36卷 / 02期
关键词：
FPGA clock network; high performance; IC design; low power design; CMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A methodology for FPGA clock network optimisation is presented. The algorithms for optimisation of clock skew, delay, and power considering slew rate constraint for an FPGA fixed-clock network are implemented and verified on SX 32 FPGA chip. Measurements indicated a 60% reduction in clock slew rate and a 22% improvement in power dissipation when compared to the results of the initial, un-optimised chip.
引用
收藏
页码：85 / 90
页数：6
相关论文
共 50 条
  • [21] Methodology of determining the optimum performances of future concentrating solar thermal power plants in Algeria
    Mihoub, Sofiane
    Chermiti, Ali
    Beltagy, Hani
    ENERGY, 2017, 122 : 801 - 810
  • [22] Delay and clock skew variation due to coupling capacitance and inductance
    Roy, Abinash
    Mahmoud, Noha
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 621 - 624
  • [23] Managing Clock Skews in Clock Trees with Local Clock Skew Requirements Using Adjustable Delay Buffers
    Joo, Deokjin
    Kim, Taewhan
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 137 - 138
  • [24] Efficient clock skew scheduling and delay extraction for slack optimization
    Department of Computer Science and Technology, Peking University, Beijing 100871, China
    不详
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2008, 10 (1288-1296):
  • [25] Useful Clock Skew Scheduling Using Adjustable Delay Buffers in Multi-Power Mode Designs
    Kim, Juyeon
    Kim, Taewhan
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 466 - 471
  • [26] Delay and skew minimized clock tree synthesis for embedded arrays
    Takano, M
    Minami, F
    Kojima, N
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (10) : 1405 - 1409
  • [27] Technology scaling impact of variation on clock skew and interconnect delay
    Mehrotra, V
    Boning, D
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 122 - 124
  • [28] Effects of coupling capacitance and inductance on delay uncertainty and clock skew
    Roy, Abinash
    Mahmoud, Noha
    Chowdhury, Masud H.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 184 - +
  • [29] A Method of One-way Delay and Clock Skew Estimation
    Honda, Hirotada
    2008 PROCEEDINGS OF SICE ANNUAL CONFERENCE, VOLS 1-7, 2008, : 532 - 536
  • [30] Novel buffer insertion algorithm for clock delay and skew minimization
    Zeng, Xuan
    Zhou, Li-Li
    Huang, Sheng
    Zhou, Dian
    Li, Wei
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (11): : 1458 - 1462
12345