A methodology for optimum delay, skew, and power performances in an FPGA clock network

被引：0
|
作者：
Sulaiman, Mohd S. [1 ]
机构：
[1] Multimedia Univ, Fac Engn, Selangor 63100, Malaysia
来源：
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS | 2006年 / 36卷 / 02期
关键词：
FPGA clock network; high performance; IC design; low power design; CMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A methodology for FPGA clock network optimisation is presented. The algorithms for optimisation of clock skew, delay, and power considering slew rate constraint for an FPGA fixed-clock network are implemented and verified on SX 32 FPGA chip. Measurements indicated a 60% reduction in clock slew rate and a 22% improvement in power dissipation when compared to the results of the initial, un-optimised chip.
引用
收藏
页码：85 / 90
页数：6
相关论文
共 50 条
  • [31] Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew
    Neves, JL
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 286 - 291
  • [32] Time-Domain FPGA Power Delivery Network Characterization Methodology
    Chen, Yanran P.
    Voogel, Martin L.
    Priest, Ed
    Wang, Qian
    Doppalapudi, Ranjeeth
    Jain, Praful
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 279 - 279
  • [33] Online Testing of Clock Delay Faults in a Clock Network
    Chu, Wei
    Huang, Shi-Yu
    2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 163 - 168
  • [34] Clock Skew Optimization Considering Complicated Power Modes
    Lung, Chiao-Ling
    Zeng, Zi-Yi
    Chou, Chung-Han
    Chang, Shih-Chieh
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1474 - 1479
  • [35] Glitch Power Reduction via Clock Skew Scheduling
    Vijayakumar, Arunkumar
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 505 - 510
  • [36] A dynamic clock skew compensation circuit technique for low power clock distribution
    Yamashita, T
    Fujimoto, T
    Ishibashi, K
    2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 7 - 10
  • [37] A semi-digital delay locked loop for clock skew minimization
    Park, J
    Koo, Y
    Kim, W
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 584 - 588
  • [38] Adjustable Delay Buffer Allocation under Useful Clock Skew Scheduling
    Kim, Juyeon
    Kim, Taewhan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (04) : 641 - 654
  • [39] Dynamic thermal clock skew compensation using tunable delay buffers
    Chakraborty, A.
    Duraisami, K.
    Sathanur, A.
    Sithambaram, R.
    Benini, L.
    Macii, A.
    Macii, E.
    Poncino, M.
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 162 - 167
  • [40] Post-CTS Clock Skew Scheduling with Limited Delay Buffering
    Lu, Jianchao
    Taskin, Baris
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 224 - 227
12345