Low Complexity Implementation of Unified Systolic Multipliers for NIST Pentanomials and Trinomials Over GF(2m)

被引:2
|
作者
Shao, Qiliang [1 ]
Hu, Zhenji [2 ]
Basha, Shaik Nazeem [1 ]
Zhang, Zhiping [1 ]
Wu, Zhiqiang [1 ]
Lee, Chiou-Yng [3 ]
Xie, Jiafeng [1 ]
机构
[1] Wright State Univ, Dept Elect Engn, Dayton, OH 45435 USA
[2] Shanghai Univ Finance & Econ, Sch Law, Shanghai 200433, Peoples R China
[3] Lunghwa Univ Sci & Technol, Dept Comp Informat & Network Engn, Taoyuan 33306, Taiwan
关键词
Computation-core; finite field multiplication; hybrid-size; low register-complexity; polynomial basis; systolic structure; unified structure; LOW-LATENCY; AREA;
D O I
10.1109/TCSI.2018.2795380
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systolic finite field multiplier over GF(2(m)) based on the National Institute of Standards and Technology (NIST) recommended pentanomials or trinomials can be used as a critical component in many cryptosystems. In this paper, for the first time, we propose a novel low-complexity unified (hybrid field size) systolic multiplier for NIST pentanomials and trinomials over GF(2(m)). We have proposed a computation-core-based design strategy to obtain the desired low-complexity unified multiplier for both NIST pentanomials and trinomials. The proposed multiplier can swift between pentanomial-based and trinomial-based multipliers through a control signal. First of all, a novel strategy is briefly introduced to implement a certain matrix-vector multiplication, which can be packed as a standard computation core (or computation core like). Then, based on the computation-core concept, a novel unified multiplication algorithm is derived that it can realize both the pentanomial-based and trinomial-based multiplications. After that, an efficient systolic structure is presented that it can fully employ the introduced computation core. A detailed example of the proposed unified multiplier (for GF(2(163)) and GF(2(233))) is also presented. Both the theoretical and field-programmable gate array implementation results show that the proposed design has efficient performance in area-time-power complexities, e.g., the proposed design (the one performs GF(2(163)) and GF(2(233)) multiplications) is found to have at least 14.2% and 13.3% less area-delay product and power-delay product than the combination of the existing individual GF(2(163)) and GF(2(233)) multipliers (best among all competing designs), respectively. Because of its structural regularity and functional flexibility, the proposed unified multiplier can be used as an intellectual property core for various cryptosystems.
引用
收藏
页码:2455 / 2465
页数:11
相关论文
共 50 条
  • [41] Efficient unified semi-systolic arrays for multiplication and squaring over GF(2m)
    Kim, Kee-Won
    Lee, Jae-Dong
    IEICE ELECTRONICS EXPRESS, 2017, 14 (12):
  • [42] Parallel in/out systolic AB2 architecture with low complexity in GF(2m)
    Choi, S-H.
    Lee, K-J.
    ELECTRONICS LETTERS, 2016, 52 (13) : 1138 - 1139
  • [43] Bit-parallel systolic modular multipliers for a class of GF(2m)
    Lee, CY
    Lu, EH
    Lee, JY
    ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 51 - 58
  • [44] High-Throughput Digit-Level Systolic Multiplier Over GF(2m) Based on Irreducible Trinomials
    Xie, Jiafeng
    Meher, Pramod Kumar
    Mao, Zhi-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (05) : 481 - 485
  • [45] High-throughput area-delay-efficient systolic multiplier over GF(2m) for a class of trinomials
    Pillutla, Siva Ramakrishna
    Boppana, Lakshmi
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 77
  • [46] Low Space Complexity GF(2m) Multiplier for Trinomials Using n-Term Karatsuba Algorithm
    Park, Sun-Mi
    Chang, Ku-Young
    Hong, Dowon
    Seo, Changho
    IEEE ACCESS, 2019, 7 : 27047 - 27064
  • [47] NEW BIT-SERIAL SYSTOLIC MULTIPLIER FOR GF(2M) USING IRREDUCIBLE TRINOMIALS
    DIAB, M
    POLI, A
    ELECTRONICS LETTERS, 1991, 27 (13) : 1183 - 1184
  • [48] Easily testable implementation for bit parallel multipliers in GF (2m)
    Rahaman, H.
    Mathew, J.
    Jabir, A. M.
    Pradhan, D. K.
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 48 - +
  • [49] Reconfigurable implementation of GF(2m) bit-parallel multipliers
    Imana, Jose L.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 893 - 896
  • [50] LFSR-Based Bit-Serial GF(2m) Multipliers Using Irreducible Trinomials
    Imana, Jose L.
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (01) : 156 - 162