Low Complexity Implementation of Unified Systolic Multipliers for NIST Pentanomials and Trinomials Over GF(2m)

被引:2
|
作者
Shao, Qiliang [1 ]
Hu, Zhenji [2 ]
Basha, Shaik Nazeem [1 ]
Zhang, Zhiping [1 ]
Wu, Zhiqiang [1 ]
Lee, Chiou-Yng [3 ]
Xie, Jiafeng [1 ]
机构
[1] Wright State Univ, Dept Elect Engn, Dayton, OH 45435 USA
[2] Shanghai Univ Finance & Econ, Sch Law, Shanghai 200433, Peoples R China
[3] Lunghwa Univ Sci & Technol, Dept Comp Informat & Network Engn, Taoyuan 33306, Taiwan
关键词
Computation-core; finite field multiplication; hybrid-size; low register-complexity; polynomial basis; systolic structure; unified structure; LOW-LATENCY; AREA;
D O I
10.1109/TCSI.2018.2795380
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systolic finite field multiplier over GF(2(m)) based on the National Institute of Standards and Technology (NIST) recommended pentanomials or trinomials can be used as a critical component in many cryptosystems. In this paper, for the first time, we propose a novel low-complexity unified (hybrid field size) systolic multiplier for NIST pentanomials and trinomials over GF(2(m)). We have proposed a computation-core-based design strategy to obtain the desired low-complexity unified multiplier for both NIST pentanomials and trinomials. The proposed multiplier can swift between pentanomial-based and trinomial-based multipliers through a control signal. First of all, a novel strategy is briefly introduced to implement a certain matrix-vector multiplication, which can be packed as a standard computation core (or computation core like). Then, based on the computation-core concept, a novel unified multiplication algorithm is derived that it can realize both the pentanomial-based and trinomial-based multiplications. After that, an efficient systolic structure is presented that it can fully employ the introduced computation core. A detailed example of the proposed unified multiplier (for GF(2(163)) and GF(2(233))) is also presented. Both the theoretical and field-programmable gate array implementation results show that the proposed design has efficient performance in area-time-power complexities, e.g., the proposed design (the one performs GF(2(163)) and GF(2(233)) multiplications) is found to have at least 14.2% and 13.3% less area-delay product and power-delay product than the combination of the existing individual GF(2(163)) and GF(2(233)) multipliers (best among all competing designs), respectively. Because of its structural regularity and functional flexibility, the proposed unified multiplier can be used as an intellectual property core for various cryptosystems.
引用
收藏
页码:2455 / 2465
页数:11
相关论文
共 50 条
  • [31] Low-complexity systolic multiplier over GF(2m) using weakly dual basis
    Lee, CY
    Lu, YC
    Lu, EH
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 367 - 372
  • [32] FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over GF(2m) and Their Applications in Trinomial Multipliers
    Chen, Pingxiuqi
    Basha, Shaik Nazeem
    Mozaffari-Kermani, Mehran
    Azarderakhsh, Reza
    Xie, Jiafeng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 725 - 734
  • [34] Ringed bit-parallel systolic multipliers over a class of fields GF(2m)
    Ting, YR
    Lu, EH
    Lu, YC
    INTEGRATION-THE VLSI JOURNAL, 2005, 38 (04) : 571 - 578
  • [35] Bit-parallel systolic multiplier over GF(2m) for irreducible trinomials with ASIC and FPGA implementations
    Mathe, Sudha Ellison
    Boppanal, Lakshmi
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (04) : 315 - 325
  • [36] Low complexity bit parallel multiplier for GF(2m) generated by equally-spaced trinomials
    Shen, Haibin
    Jin, Yier
    INFORMATION PROCESSING LETTERS, 2008, 107 (06) : 211 - 215
  • [37] Low latency systolic multipliers for finite field GF (2m) based on irreducible polynomials
    Jia-feng Xie
    Jian-jun He
    Wei-hua Gui
    Journal of Central South University, 2012, 19 : 1283 - 1289
  • [38] A low latency semi-systolic multiplier over GF(2m)
    Kim, Kee-Won
    Kim, Seung-Hoon
    IEICE ELECTRONICS EXPRESS, 2013, 10 (13):
  • [39] On the inherent space complexity of fast parallel multipliers for GF(2m)
    Elia, M
    Leone, M
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (03) : 346 - 351
  • [40] Design of multipliers for GF(2m)
    Mao, Z.
    Shou, G.
    Hu, Y.
    Guo, Z.
    ELECTRONICS LETTERS, 2010, 46 (06) : 419 - U58