Low Complexity Implementation of Unified Systolic Multipliers for NIST Pentanomials and Trinomials Over GF(2m)

被引:2
|
作者
Shao, Qiliang [1 ]
Hu, Zhenji [2 ]
Basha, Shaik Nazeem [1 ]
Zhang, Zhiping [1 ]
Wu, Zhiqiang [1 ]
Lee, Chiou-Yng [3 ]
Xie, Jiafeng [1 ]
机构
[1] Wright State Univ, Dept Elect Engn, Dayton, OH 45435 USA
[2] Shanghai Univ Finance & Econ, Sch Law, Shanghai 200433, Peoples R China
[3] Lunghwa Univ Sci & Technol, Dept Comp Informat & Network Engn, Taoyuan 33306, Taiwan
关键词
Computation-core; finite field multiplication; hybrid-size; low register-complexity; polynomial basis; systolic structure; unified structure; LOW-LATENCY; AREA;
D O I
10.1109/TCSI.2018.2795380
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systolic finite field multiplier over GF(2(m)) based on the National Institute of Standards and Technology (NIST) recommended pentanomials or trinomials can be used as a critical component in many cryptosystems. In this paper, for the first time, we propose a novel low-complexity unified (hybrid field size) systolic multiplier for NIST pentanomials and trinomials over GF(2(m)). We have proposed a computation-core-based design strategy to obtain the desired low-complexity unified multiplier for both NIST pentanomials and trinomials. The proposed multiplier can swift between pentanomial-based and trinomial-based multipliers through a control signal. First of all, a novel strategy is briefly introduced to implement a certain matrix-vector multiplication, which can be packed as a standard computation core (or computation core like). Then, based on the computation-core concept, a novel unified multiplication algorithm is derived that it can realize both the pentanomial-based and trinomial-based multiplications. After that, an efficient systolic structure is presented that it can fully employ the introduced computation core. A detailed example of the proposed unified multiplier (for GF(2(163)) and GF(2(233))) is also presented. Both the theoretical and field-programmable gate array implementation results show that the proposed design has efficient performance in area-time-power complexities, e.g., the proposed design (the one performs GF(2(163)) and GF(2(233)) multiplications) is found to have at least 14.2% and 13.3% less area-delay product and power-delay product than the combination of the existing individual GF(2(163)) and GF(2(233)) multipliers (best among all competing designs), respectively. Because of its structural regularity and functional flexibility, the proposed unified multiplier can be used as an intellectual property core for various cryptosystems.
引用
收藏
页码:2455 / 2465
页数:11
相关论文
共 50 条
  • [21] Low complexity architecture of bit parallel multipliers for GF(2m)
    Shou, G.
    Mao, Z.
    Hu, Y.
    Guo, Z.
    Qian, Z.
    ELECTRONICS LETTERS, 2010, 46 (19) : 1326 - 1327
  • [22] Low-complexity modified Mastrovito multipliers over finite fields GF(2M)
    Song, LL
    Parhi, KK
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 508 - 512
  • [23] COMPLEXITY OF IMPLEMENTATION FOR EVALUATING POLYNOMIALS OVER GF(2M)
    XU, YZ
    ELECTRONICS LETTERS, 1991, 27 (19) : 1761 - 1762
  • [24] Low-complexity bit-parallel systolic Montgomery multipliers for special classes of GF(2m)
    Lee, CY
    Horng, JS
    Jou, IC
    Lu, EH
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (09) : 1061 - 1070
  • [26] SYSTOLIC MULTIPLIERS FOR FINITE-FIELDS GF(2M)
    YEH, CS
    REED, IS
    TRUONG, TK
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (04) : 357 - 360
  • [27] Low-complexity bit-parallel square root computation over GF(2m) for all trinomials
    Rodriguez-Henriquez, Francisco
    Morales-Luna, Guillermo
    Lopez, Julio
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (04) : 472 - 480
  • [28] Compact bit-parallel systolic montgomery multiplication over GF(2m) generated by trinomials
    Lee, Chiou-Yng
    Chen, Chin-Chin
    Lu, Erl-Huei
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 259 - 262
  • [29] Low Register-Complexity Systolic Digit-Serial Multiplier Over GF(2(m)) Based on Trinomials
    Xie, Jiafeng
    Meher, Pramod Kumar
    Zhou, Xiaojun
    Lee, Chiou-Yng
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 773 - 783
  • [30] Efficient FPGA Implementation of Low-Complexity Systolic Karatsuba Multiplier Over G F (2m) Based on NIST Polynomials
    Xie, Jiafeng
    Meher, Pramod Kumar
    Sun, Mingui
    Li, Yuecheng
    Zeng, Bo
    Mao, Zhi-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1815 - 1825