共 50 条
- [7] Analog performance investigation of double gate junctionless transistor using spacer layer engineering 2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
- [8] Analog performance investigation of misaligned double gate junctionless transistor Journal of Computational Electronics, 2015, 14 : 675 - 685