A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance

被引：0
|
作者：
Baruah, Ratul Kumar [1 ]
Paily, Roy P. [1 ]
机构：
[1] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati, Assam, India
来源：
VLSI DESIGN AND TEST, VDAT 2013 | 2013年 / 382卷
关键词：
Double-gate junctionless transistor (DGJLT); dual material double-layer gate stack (DM-DGS); intrinsic gain; unity gain frequency; workfunction; SON MOSFET; ARCHITECTURE; IMPACT;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a simulation study of analog circuit performance parameters of a dual material double-layer gate stack (high-k/SiO2) (DM-DGS) symmetric double-gate junctionless transistor (DGJLT). The characteristics are demonstrated and compared with dual material gate (DMG) DGJLT and single material (conventional) gate (SMG) DGJLT. DMG DGJLT present superior transconductance (G(m)), early voltage (V-EA) and intrinsic gain (G(m)R(O)) compared to SMG DGJLT. These parameters are further improved for DM-DGS DGJLT and it can be attributed to their better gate control on the channel region.
引用
收藏
页码：118 / 127
页数：10
相关论文
共 50 条
  • [31] Modeling of dual material surrounding split gate junctionless transistor as biosensor
    Maji, Muktasha
    Saini, Gaurav
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 135
  • [32] Temperature Performance Analysis of Hybrid Junctionless Double Gate Transistor
    Bharti, Sachindra
    Dhiman, Rohit
    Khanna, Gargi
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2024, 18 (01): : 19 - 36
  • [33] Performance Investigations of Novel Hybrid Junctionless Double Gate Transistor with Gate Engineering
    Bharti, Sachindra
    Dhiman, Rohit
    Khanna, Gargi
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2023, 17 (04): : 329 - 345
  • [34] Analog/RF Performance of Triple Material Gate Stack-Graded Channel Double Gate-Junctionless Strained-silicon MOSFET with Fixed Charges
    Rao, Suddapalli Subba
    Joseph, Rani Deepika Balavendran
    Chintala, Vijaya Durga
    Saramekala, Gopi Krishna
    Srikar, D.
    Rao, Nistala Bheema
    SILICON, 2022, 14 (12) : 7363 - 7376
  • [35] Analog/RF Performance of Triple Material Gate Stack-Graded Channel Double Gate-Junctionless Strained-silicon MOSFET with Fixed Charges
    Suddapalli Subba Rao
    Rani Deepika Balavendran Joseph
    Vijaya Durga Chintala
    Gopi Krishna Saramekala
    D. Srikar
    Nistala Bheema Rao
    Silicon, 2022, 14 : 7363 - 7376
  • [36] Enhanced sensitivity of double gate junctionless transistor architecture for biosensing applications
    Parihar, Mukta Singh
    Kranti, Abhinav
    NANOTECHNOLOGY, 2015, 26 (14)
  • [37] Comparison Between the Performance of Trigate Junctionless Transistor and Double-Gate Junctionless Transistor with Same Device Length
    Singh, Deepti
    Vig, Renu
    Madhu, Charu
    Kaur, Ravneet
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 991 - 997
  • [38] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Priyanka Verma
    Kaushal Nigam
    Satyendra Kumar
    Applied Physics A, 2022, 128
  • [39] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Verma, Priyanka
    Nigam, Kaushal
    Kumar, Satyendra
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2022, 128 (11):
  • [40] Performance Analysis of N-Type Double Gate Junctionless Transistor
    Yadav, Shweta
    Mishra, Vimal Kumar
    Chauhan, R. K.
    2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 326 - 329
12345