COMP Superscalar: Bringing GRID superscalar and GCM together

被引：0
|
作者：
Tejedor, Enric [1 ]
Badia, Rosa M. [2 ]
机构：
[1] Univ Politecn Cataluna, Jordi Girona 31, ES-08034 Barcelona, Spain
[2] Barcelona Supercomput Ctr, ES-08034 Barcelona, Spain
来源：
CCGRID 2008: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, PROCEEDINGS | 2008年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents the design, implementation and evaluation of COMP Superscalar, a new and componentised version of the GRID superscalar framework that enables the easy development of Grid-unaware applications. By means of a simple programming model, COMP Superscalar keeps the Grid as transparent as possible to the programmer. Moreover, the performance of the applications is optimized by exploiting their inherent concurrency when executing them on the Grid. The runtime of COMP Superscalar has been designed to follow the Grid Component Model (GCM) and is therefore formed by several components, each one encapsulating a given functionality identified in GRID superscalar.
引用
收藏
页码：185 / +
页数：2
相关论文
共 50 条
  • [21] An Improvement in the Convergence of Superscalar Processors
    Spasov, Dejan
    2020 43RD INTERNATIONAL CONVENTION ON INFORMATION, COMMUNICATION AND ELECTRONIC TECHNOLOGY (MIPRO 2020), 2020, : 114 - 117
  • [22] An issue logic for Superscalar Microprocessors
    Shiao, FJ
    Shieh, JJ
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2003, : 268 - 271
  • [23] PERFORMANCE ISSUES OF A SUPERSCALAR MICROPROCESSOR
    WALLACE, S
    BAGHERZADEH, N
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 187 - 199
  • [24] Prediction caches for superscalar processors
    Bennett, JE
    Flynn, MJ
    THIRTIETH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1997, : 81 - 90
  • [25] Techniques for verifying superscalar microprocessors
    Burch, JR
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 552 - 557
  • [26] Sectored renaming for superscalar microprocessors
    Pita, A
    Malik, N
    1999 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1999, : 59 - 64
  • [27] INSTRUCTION SCHEDULING FOR SUPERSCALAR ARCHITECTURES
    LAM, MS
    ANNUAL REVIEW OF COMPUTER SCIENCE, 1989, 4 : 173 - 201
  • [28] The Vortex: A superscalar asynchronous processor
    Lines, Andrew
    ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2007, : 39 - 48
  • [29] BENCHMARKING AND ANALYSIS OF SUPERSCALAR ARCHITECTURE
    SHIAU, YH
    CHUNG, CP
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1994, 17 (02) : 169 - 177
  • [30] Fully asynchronous superscalar architecture
    Arvind, D.K.
    Mullins, Robert D.
    Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 1999, : 17 - 22
12345