COMP Superscalar: Bringing GRID superscalar and GCM together

被引:0
|
作者
Tejedor, Enric [1 ]
Badia, Rosa M. [2 ]
机构
[1] Univ Politecn Cataluna, Jordi Girona 31, ES-08034 Barcelona, Spain
[2] Barcelona Supercomput Ctr, ES-08034 Barcelona, Spain
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents the design, implementation and evaluation of COMP Superscalar, a new and componentised version of the GRID superscalar framework that enables the easy development of Grid-unaware applications. By means of a simple programming model, COMP Superscalar keeps the Grid as transparent as possible to the programmer. Moreover, the performance of the applications is optimized by exploiting their inherent concurrency when executing them on the Grid. The runtime of COMP Superscalar has been designed to follow the Grid Component Model (GCM) and is therefore formed by several components, each one encapsulating a given functionality identified in GRID superscalar.
引用
收藏
页码:185 / +
页数:2
相关论文
共 50 条
  • [31] VLIW, SUPERSCALAR, AND 64 BIT OR NOT
    SLATER, M
    IEEE MICRO, 1989, 9 (06) : 104 - &
  • [32] Superscalar extension for the multris processor
    Nair, UR
    23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 482 - 486
  • [33] Parallelism exploitation in superscalar multiprocessing
    Lu, NP
    Chung, CP
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (04): : 255 - 264
  • [34] Spyder: a SURE (SUperscalar and REconfigurable) processor
    Swiss Federal Inst of Technology, Lausanne, Switzerland
    J Supercomput, 3 (231-252):
  • [35] Code scheduling on a superscalar processor: SARCH
    Nakanishi, Chikako, 1600, Scripta Technica Inc, New York, NY, United States (26):
  • [36] CODE SCHEDULING ON A SUPERSCALAR PROCESSOR - SARCH
    NAKANISHI, C
    ANDO, H
    MACHIDA, H
    NAKAYA, M
    SYSTEMS AND COMPUTERS IN JAPAN, 1995, 26 (09) : 13 - 22
  • [37] VLIW COMPILATION TECHNIQUES IN A SUPERSCALAR ENVIRONMENT
    EBCIOGLU, K
    GROVES, RD
    KIM, KC
    SILBERMAN, GM
    ZIV, I
    SIGPLAN NOTICES, 1994, 29 (06): : 36 - 48
  • [38] THE SUPERSCALAR ARCHITECTURE OF THE MC68060
    CIRCELLO, J
    EDGINGTON, G
    MCCARTHY, D
    GAY, J
    SCHIMKE, D
    SULLIVAN, S
    DUERDEN, R
    HINDS, C
    MARQUETTE, D
    SOOD, L
    CROUCH, A
    CHOW, D
    IEEE MICRO, 1995, 15 (02) : 10 - 21
  • [39] An algebraic model of correctness for superscalar microprocessors
    Fox, ACJ
    Harman, NA
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 346 - 361
  • [40] A criticality analysis of clustering in superscalar processors
    Salverda, P
    Zilles, C
    MICRO-38: PROCEEDINGS OF THE 38TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUMN ON MICROARCHITECTURE, 2005, : 55 - 66