COMP Superscalar: Bringing GRID superscalar and GCM together

被引：0

作者：

Tejedor, Enric ^{[1
]}

Badia, Rosa M. ^{[2
]}

机构：

[1] Univ Politecn Cataluna, Jordi Girona 31, ES-08034 Barcelona, Spain

[2] Barcelona Supercomput Ctr, ES-08034 Barcelona, Spain

来源：

CCGRID 2008: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, PROCEEDINGS | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the design, implementation and evaluation of COMP Superscalar, a new and componentised version of the GRID superscalar framework that enables the easy development of Grid-unaware applications. By means of a simple programming model, COMP Superscalar keeps the Grid as transparent as possible to the programmer. Moreover, the performance of the applications is optimized by exploiting their inherent concurrency when executing them on the Grid. The runtime of COMP Superscalar has been designed to follow the Grid Component Model (GCM) and is therefore formed by several components, each one encapsulating a given functionality identified in GRID superscalar.

引用

页码：185 / +

页数：2

共 50 条

[41] Research on Superscalar Digital Signal Processor
Deng ZhenghongZheng WeiDeng LeiHu Zhengguo Computer School of Northwestern Polytechnical UniversityXian China
医学信息, 2004, (02) : 64 - 67
[42] Superscalar instruction issue in an asynchronous microprocessor
Endecott, PB
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (05): : 266 - 272
[43] Principles of timing anomalies in superscalar processors
Wenzel, I
Kirner, R
Puschner, P
Rieder, B
QSIC 2005: FIFTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, PROCEEDINGS, 2005, : 295 - 303
[44] VLIW compilation techniques for superscalar architectures
Stümpel, E
Thies, M
Kastens, U
COMPILER CONSTRUCTION, 1998, 1383 : 234 - 248
[45] SPYDER - A SURE (SUPERSCALAR AND RECONFIGURABLE) PROCESSOR
ISELI, C
SANCHEZ, E
JOURNAL OF SUPERCOMPUTING, 1995, 9 (03): : 231 - 252
[46] A framework for superscalar microprocessor correctness statements
Aagaard, Mark D.
Cook, Byron
Day, Nancy A.
Jones, Robert B.
International Journal on Software Tools for Technology Transfer, 2003, 4 (03) : 298 - 312
[47] Adding limited reconfigurability to superscalar processors
Epalza, M
Ienne, P
Mlynek, D
13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, 2004, : 53 - 62
[48] Compiler Optimization for Superscalar and Pipelined Processors
Bharadwaj, Vishnu P.
Rao, Mahesh
PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 232 - 236
[49] A thermal-aware superscalar microprocessor
Lim, CH
Daasch, WR
Cai, G
PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 517 - 522
[50] A predictive performance model for superscalar processors
Joseph, P. J.
Vaswani, Kapil
Thazhuthaveetil, Matthew J.
MICRO-39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006, : 161 - 170

← 1 2 3 4 5 →