INSTRUCTION SCHEDULING FOR SUPERSCALAR ARCHITECTURES

被引：0
|
作者：
LAM, MS
机构：
来源：
ANNUAL REVIEW OF COMPUTER SCIENCE | 1989年 / 4卷
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：173 / 201
页数：29
相关论文
共 50 条
  • [1] Modeling assembly in superscalar instruction timing architectures
    Beltrame, G
    Brandolese, C
    Fornaciari, W
    Salice, F
    Sciuto, D
    Trianni, V
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 132 - 137
  • [2] GLOBAL INSTRUCTION SCHEDULING FOR SUPERSCALAR MACHINES
    BERNSTEIN, D
    RODEH, M
    SIGPLAN NOTICES, 1991, 26 (06): : 241 - 255
  • [3] Analyzing instruction prefetch schemes in superscalar architectures
    dos Santos, TGS
    Bampi, S
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2109 - 2115
  • [4] MODELING OF SUPERSCALAR INSTRUCTION SCHEDULING AND ANALYSIS OF A HEURISTIC SCHEDULING ALGORITHM
    CHOU, HC
    CHUNG, CP
    BIT, 1993, 33 (03): : 354 - 371
  • [5] A SUPERSCALAR MICROARCHITECTURE SUPPORTING AGGRESSIVE INSTRUCTION SCHEDULING
    CHANG, MC
    LAI, FP
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1994, 17 (02) : 151 - 167
  • [6] Predicting communication protocol performance on superscalar architectures using instruction dependency
    Huang, Tsai Chi
    Wills, Linda M.
    Melton, Roy W.
    Alford, Cecil O.
    PERFORMANCE EVALUATION, 2006, 63 (9-10) : 939 - 955
  • [7] GUIDING INSTRUCTION SCHEDULING WITH SYNCHRONIZATION MARKERS ON A SUPERSCALAR BASED MULTIPROCESSOR
    HWANG, RY
    LAI, F
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (06): : 398 - 404
  • [8] An efficient technique of instruction scheduling on a superscalar-based multiprocessor
    Hwang, RY
    11TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM, PROCEEDINGS, 1997, : 33 - 38
  • [9] INSTRUCTION SCHEDULING FOR PERFORMANCE ENHANCEMENT ON A SUPERSCALAR-BASED MULTIPROCESSOR
    HWANG, RY
    ELECTRONICS LETTERS, 1995, 31 (06) : 432 - 434
  • [10] Instruction scheduling for clustered VLIW architectures
    Sánchez, J
    González, A
    13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 41 - 46
12345