Efficient path selection for delay testing based on path clustering

被引:6
|
作者
Tani, S [1 ]
Teramoto, M [1 ]
Fukazawa, T [1 ]
Matsuhiro, K [1 ]
机构
[1] Nippon Telegraph & Tel Corp, Network Innovat Labs, Yokosuka, Kanagawa 2390847, Japan
关键词
delay testing; path delay; delay fault; clustering;
D O I
10.1023/A:1008307516109
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we introduce a way of modeling the differences between the calculated delays and the real delays, and propose an efficient path selection method for path delay testing based on the model. Path selection is done by judging which of two paths has the larger real delay by taking into account the ambiguity of calculated delay, caused by imprecise delay modeling as well as process disturbances. In order to make precise judgment under this ambiguity, the delays of only the unshared segments of the two paths are evaluated. This is because the shared segments are presumed to have the same real delays on both paths. The experiments used the delays of gates and interconnects, which were calculated from the layout data of ISCAS85 benchmark circuits using a real cell library. Experimental results show the method selects only about one percent of the paths selected by the most popular method.
引用
收藏
页码:75 / 85
页数:11
相关论文
共 50 条
  • [1] Efficient Path Selection for Delay Testing Based on Path Clustering
    Seiichiro Tani
    Mitsuo Teramoto
    Tomoo Fukazawa
    Kazuyoshi Matsuhiro
    [J]. Journal of Electronic Testing, 1999, 15 : 75 - 85
  • [2] Efficient path selection for delay testing based on partial path evaluation
    Tani, S
    Teramoto, M
    Fukazawa, T
    Matsuhiro, K
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 188 - 193
  • [3] Evaluation of delay testing based on path selection
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yoshimura, S
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3208 - 3210
  • [4] Improved Path Clustering for Adaptive Path-Delay Testing
    Chan, Tuck-Boon
    Kahng, Andrew B.
    [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 13 - 20
  • [5] A flexible path selection procedure for path delay fault testing
    Pomeranz, I
    Reddy, SM
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 152 - 159
  • [6] On effective criterion of path selection for delay testing
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yosimura, S
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 757 - 762
  • [7] A critical path selection method for delay testing
    Padmanaban, S
    Tragoudas, S
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 232 - 241
  • [8] Recursive Path Selection For Delay Fault Testing
    Chung, Jaeyong
    Abraham, Jacob A.
    [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 65 - 70
  • [9] An adaptive path selection method for delay testing
    Jone, WB
    Yeh, WS
    Yeh, CW
    Das, SR
    [J]. IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 212 - 216
  • [10] An adaptive path selection method for delay testing
    Jone, WB
    Yeh, WS
    Yeh, CW
    Das, SR
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2001, 50 (05) : 1109 - 1118