Metrology needs for through-silicon via fabrication

被引:21
|
作者
Vartanian, Victor [1 ]
Allen, Richard A. [2 ]
Smith, Larry [1 ]
Hummler, Klaus [1 ]
Olson, Steve [1 ,3 ]
Sapp, Brian [1 ]
机构
[1] SEMATECH, Ctr 3D, Albany, NY 12203 USA
[2] NIST, Semicond & Dimens Metrol Div, Gaithersburg, MD 20899 USA
[3] SUNY Albany, Coll Nanosci & Engn, Albany, NY 12203 USA
来源
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS | 2014年 / 13卷 / 01期
关键词
interconnects; interferometry; metrology; optical inspection; semiconductors; x-rays;
D O I
10.1117/1.JMM.13.1.011206
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper focuses on the metrology needs and challenges of through-silicon via (TSV) fabrication, consisting of TSV etch, liner, barrier, and seed (L/B/S) depositions, copper plating, and copper chemical mechanical planarization. These TSVs, with typical dimensions within a factor of two or so of approximate to 5 mu m x 50 mu m (diameter x depth), present an innovative set of metrology challenges because of the high aspect ratio and large feature sizes. The metallization deposition process includes thin layers of L/B/S metal; metrology for these layers determines whether there is complete coverage of the sidewalls. Metrology for the fill step includes verifying that the TSVs are deposited without voids and that the extent of stress on the surrounding silicon does not exceed acceptable limits. (C) 2014 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Through-Silicon Via Placement With Shuffled Frog Leap Algorithm
    Su, Shaobo
    Li, Huiyun
    Xu, Guoqin
    2014 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS IEEE-ROBIO 2014, 2014, : 2036 - 2042
  • [42] High frequency simulation of through-silicon via(TSV) failure
    Yu, Chih-Yu
    Long, Yu-Hao
    Pan, Chung-Long
    Huang, Yu-Jung
    Cheng, Shih-Ting
    Chen, Yu-Wei
    2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
  • [43] Coupling Capacitance Extraction in Through-Silicon Via (TSV) Arrays
    Ramadan, Tarek
    Yahya, Eslam
    Dessouky, Mohamed
    Ismail, Yehea
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 470 - 473
  • [44] Heterogeneous Integrated Microsystems With Nontraditional Through-Silicon Via Technologies
    Oh, Hanju
    May, Gary S.
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (04): : 502 - 510
  • [45] An anisotropic thermal-stress model for through-silicon via
    Liu, Song
    Shan, Guangbao
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (02)
  • [46] Effects of Copper Migration on the Reliability of Through-Silicon Via (TSV)
    Chan, Jiawei Marvin
    Lee, Kheng Chooi
    Tan, Chuan Seng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (04) : 520 - 528
  • [47] An anisotropic thermal-stress model for through-silicon via
    Song Liu
    Guangbao Shan
    Journal of Semiconductors, 2018, 39 (02) : 90 - 94
  • [48] Through-Silicon via Submount for Flip-Chip LEDs
    Lu, Chun-Liang
    Chang, Shoou-Jinn
    Chen, Wei-Shou
    Hsueh, Ting-Jen
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (12) : R159 - R162
  • [49] Through-Silicon Via Planning in 3-D Floorplanning
    Tsai, Ming-Chao
    Wang, Ting-Chi
    Hwang, TingTing
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1448 - 1457
  • [50] Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)
    Pasupulety, Ujjwal
    Halavar, Bheemappa
    Talawar, Basavaraj
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 688 - 694