Metrology needs for through-silicon via fabrication

被引:21
|
作者
Vartanian, Victor [1 ]
Allen, Richard A. [2 ]
Smith, Larry [1 ]
Hummler, Klaus [1 ]
Olson, Steve [1 ,3 ]
Sapp, Brian [1 ]
机构
[1] SEMATECH, Ctr 3D, Albany, NY 12203 USA
[2] NIST, Semicond & Dimens Metrol Div, Gaithersburg, MD 20899 USA
[3] SUNY Albany, Coll Nanosci & Engn, Albany, NY 12203 USA
来源
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS | 2014年 / 13卷 / 01期
关键词
interconnects; interferometry; metrology; optical inspection; semiconductors; x-rays;
D O I
10.1117/1.JMM.13.1.011206
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper focuses on the metrology needs and challenges of through-silicon via (TSV) fabrication, consisting of TSV etch, liner, barrier, and seed (L/B/S) depositions, copper plating, and copper chemical mechanical planarization. These TSVs, with typical dimensions within a factor of two or so of approximate to 5 mu m x 50 mu m (diameter x depth), present an innovative set of metrology challenges because of the high aspect ratio and large feature sizes. The metallization deposition process includes thin layers of L/B/S metal; metrology for these layers determines whether there is complete coverage of the sidewalls. Metrology for the fill step includes verifying that the TSVs are deposited without voids and that the extent of stress on the surrounding silicon does not exceed acceptable limits. (C) 2014 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Through-silicon via-induced strain distribution in silicon interposer
    Vianne, B.
    Richard, M. -I.
    Escoubas, S.
    Labat, S.
    Schuelli, T.
    Chahine, G.
    Fiori, V.
    Thomas, O.
    APPLIED PHYSICS LETTERS, 2015, 106 (14)
  • [32] Through-Silicon Via Technologies for Interconnects in RF MEMS
    Zhu, Jian
    Yu, Yuanwei
    Hou, Fang
    Chen, Chen
    DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2009, : 78 - 80
  • [33] New Polymerizing Chemistries for Through-Silicon Via Etching
    Nicoll, William
    Eisenbraun, Eric
    Dussarrat, Christian
    Gupta, Rahul
    Anderson, Curtis
    2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 410 - 413
  • [34] Statistical Distribution of Through-Silicon via Cu Pumping
    De Messemaeker, Joke
    Roussel, Philippe J.
    Pedreira, Olalla Varela
    Van der Donck, Tom
    Van Huylenbroeck, Stefaan
    Beyne, Eric
    De Wolf, Ingrid
    Stucchi, Michele
    Croes, Kristof
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (03) : 549 - 559
  • [35] Effect of Design Parameters on Thermomechanical Stress in Silicon of Through-Silicon Via
    Hwang, Joo-Sun
    Seo, Seung-Ho
    Lee, Won-Jun
    JOURNAL OF ELECTRONIC PACKAGING, 2016, 138 (03)
  • [36] Errata: Fabrication of through-silicon via arrays by photo-assisted electrochemical etching and supercritical electroplating
    Chuang, Ho-Chiao
    Yang, Hsi-Min
    Wu, Cheng-Xiang
    Sanchez, Jorge
    Shyu, Jenq-Huey
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2017, 16 (01):
  • [37] Microstructural investigation of through-silicon via fabrication by pulse-reverse electroplating for high density nanoelectronics
    Lin, Nay
    Miao, Jianmin
    Preisser, Robert
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2014, 11 (1-4) : 178 - 189
  • [38] A through-silicon metrology target for solid immersion lenses, part II: Other applications
    NVIDIA, United States
    Electron. Device Fail. Anal., 2 (4-9):
  • [39] Integration of high aspect ratio tapered silicon via for through-silicon interconnection
    Ranganathan, N.
    Ebin, Liao
    Linn, Linn
    Vincent, Lee Wen Sheng
    Navas, O. K.
    Kripesh, V.
    Balasubramanian, N.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 859 - 865
  • [40] Modeling and Characterization of Coaxial Through-Silicon Via With Electrically Floating Inner Silicon
    Zhao, Wen-Sheng
    Zheng, Jie
    Wang, Jing
    Liang, Feng
    Wen, Fei
    Dong, Linxi
    Wang, Dingwen
    Wang, Gaofeng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (06): : 936 - 943