Metrology needs for through-silicon via fabrication

被引:21
|
作者
Vartanian, Victor [1 ]
Allen, Richard A. [2 ]
Smith, Larry [1 ]
Hummler, Klaus [1 ]
Olson, Steve [1 ,3 ]
Sapp, Brian [1 ]
机构
[1] SEMATECH, Ctr 3D, Albany, NY 12203 USA
[2] NIST, Semicond & Dimens Metrol Div, Gaithersburg, MD 20899 USA
[3] SUNY Albany, Coll Nanosci & Engn, Albany, NY 12203 USA
来源
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS | 2014年 / 13卷 / 01期
关键词
interconnects; interferometry; metrology; optical inspection; semiconductors; x-rays;
D O I
10.1117/1.JMM.13.1.011206
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper focuses on the metrology needs and challenges of through-silicon via (TSV) fabrication, consisting of TSV etch, liner, barrier, and seed (L/B/S) depositions, copper plating, and copper chemical mechanical planarization. These TSVs, with typical dimensions within a factor of two or so of approximate to 5 mu m x 50 mu m (diameter x depth), present an innovative set of metrology challenges because of the high aspect ratio and large feature sizes. The metallization deposition process includes thin layers of L/B/S metal; metrology for these layers determines whether there is complete coverage of the sidewalls. Metrology for the fill step includes verifying that the TSVs are deposited without voids and that the extent of stress on the surrounding silicon does not exceed acceptable limits. (C) 2014 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Manufacturing integration considerations of through-silicon via etching
    Lassig, Steve
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 48 - +
  • [22] Rigorous mathematical model of through-silicon via capacitance
    Kim, Kibeom
    Kim, Jedok
    Kim, Hongkyun
    Ahn, Seungyoung
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (05) : 589 - 593
  • [23] Photoresist coating and patterning for through-silicon via technology
    Pham, N. P.
    Tezcan, D. S.
    Ruythooren, W.
    De Moor, P.
    Majeed, B.
    Baert, K.
    Swinnen, B.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (12)
  • [24] Thermomechanical Characteristics of Copper Through-Silicon via Structures
    Song, Ming
    Chen, Li
    Szpunar, Jerzy A.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (02): : 225 - 231
  • [25] Investigation of Integrated Passive Device with Through-Silicon Via
    Liu, Kai
    Frye, Robert
    Hlaing, MaPhooPwint
    Lee, YongTaek
    Kim, HyunTai
    Kim, Gwang
    Ahn, Billy
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1833 - 1839
  • [26] Process equipment readiness for through-silicon via technologies
    Ramaswami, Sesh
    SOLID STATE TECHNOLOGY, 2010, 53 (08) : 16 - 17
  • [27] Through-silicon via technologies for interconnects in RF MEMS
    Jian Zhu
    Yuanwei Yu
    Fang Hou
    Chen Chen
    Microsystem Technologies, 2010, 16 : 1045 - 1049
  • [28] A review on the mainstream through-silicon via etching methods
    Guo, Haoming
    Cao, Shengbin
    Li, Lei
    Zhang, Xiaofeng
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2022, 137
  • [29] Through-silicon via technologies for interconnects in RF MEMS
    Zhu, Jian
    Yu, Yuanwei
    Hou, Fang
    Chen, Chen
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2010, 16 (07): : 1045 - 1049
  • [30] A review on the mainstream through-silicon via etching methods
    Guo, Haoming
    Cao, Shengbin
    Li, Lei
    Zhang, Xiaofeng
    Materials Science in Semiconductor Processing, 2022, 137