Integrated core selection and mapping for mesh based Network-on-Chip design with irregular core sizes

被引:4
|
作者
Soumya, J. [1 ]
Kumar, K. Naveen [2 ]
Chattopadhyay, Santanu [3 ]
机构
[1] BITS Pilani, Dept Elect & Elect Engn, Hyderabad, Andhra Pradesh, India
[2] Mentor Graph India Pvt Ltd, Noida, India
[3] IIT Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India
关键词
Application task graph; Communication cost; Core selection; Mapping; Particle Swarm Optimization; ENERGY-AWARE; STRATEGIES;
D O I
10.1016/j.sysarc.2015.07.014
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) has been proposed to replace traditional bus based System-on-Chip (SoC) architecture to address the global communication challenges in nanoscale technologies. A major challenge in NoC based system design is to select Intellectual Property (IP) cores for implementing tasks and associate the selected cores to the routers to optimize cost and performance. These are commonly known as the process of core selection and application mapping respectively. In this paper, integrated core selection and mapping problem has been addressed. Mesh architecture has been considered for experimentation. The integrated core selection and mapping problem takes as input the application task graph, topology graph and a core library. It outputs the selected cores for the tasks and their mapping onto the topology graph, such that, all communication requirements of the application are satisfied. The cores present in a core library may perform more than one task and have non-uniform sizes. For this, a technique based on Particle Swarm Optimization (PSO) has been proposed to select cores from the given core library and map the resultant core graph onto mesh based architectures. An efficient heuristic for mapping has also been proposed, which maps the selected cores onto mesh based architectures, considering non-uniform core sizes. Comparisons have been carried out with step-by-step core selection and mapping approach and also with mapping algorithms that exist in the literature. Significant reductions have been observed in terms of communication cost over all the cases. Area comparisons have also been made. On average, improvement of 13.05% in communication cost and 2.07% in area have been observed. The proposed approach has also been compared in dynamic environment and significant reductions in the average network latency could be observed. On average, improvement of 5.48% in average network latency and 15.68% in network throughput has been observed. Comparison of energy consumption has also been done in both the cases. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:410 / 422
页数:13
相关论文
共 50 条
  • [41] ON DESIGN AND APPLICATION MAPPING OF A NETWORK-ON-CHIP (NOC) ARCHITECTURE
    Bahn, Jun Ho
    Lee, Seung Eun
    Yang, Yoon Seok
    Yang, Jungsook
    Bagherzadeh, Nader
    [J]. PARALLEL PROCESSING LETTERS, 2008, 18 (02) : 239 - 255
  • [42] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [43] A survey on application mapping strategies for Network-on-Chip design
    Sahu, Pradip Kumar
    Chattopadhyay, Santanu
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (01) : 60 - 76
  • [44] An energy-efficient fault-aware core mapping in mesh-based network on chip systems
    Beechu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    [J]. JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2018, 105 : 79 - 87
  • [45] Design and Evaluation of Mesh-of-Tree based Network-on-Chip for Two- and Three-Dimensional Integrated Circuits
    Kundu, Santanu
    Chattopadhyay, Santanu
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 357 - 358
  • [46] Artificial Bee Colony Based Mapping for Application Specific Network-on-Chip Design
    Deng, Zhi
    Gu, Huaxi
    Feng, Haizhou
    Shu, Baojian
    [J]. ADVANCES IN SWARM INTELLIGENCE, PT I, 2011, 6728 : 285 - 292
  • [47] Application mapping onto mesh-based network-on-chip using constructive heuristic algorithms
    Chi-Hsiang Cheng
    Wei-Mei Chen
    [J]. The Journal of Supercomputing, 2016, 72 : 4365 - 4378
  • [48] Application mapping onto mesh-based network-on-chip using constructive heuristic algorithms
    Cheng, Chi-Hsiang
    Chen, Wei-Mei
    [J]. JOURNAL OF SUPERCOMPUTING, 2016, 72 (11): : 4365 - 4378
  • [49] Analytical Performance Analysis of Mesh Network-on-Chip based on network calculus
    Moussa, Neila
    Tourki, Rached
    [J]. 2013 INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2013, : 325 - 329
  • [50] Mesh-of-Tree Based Scalable Network-on-Chip Architecture
    Kundu, Santanu
    Dasari, Radha Purnima
    Chattopadhyay, Santanu
    Manna, Kanchan
    [J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 314 - +