Integrated core selection and mapping for mesh based Network-on-Chip design with irregular core sizes

被引:4
|
作者
Soumya, J. [1 ]
Kumar, K. Naveen [2 ]
Chattopadhyay, Santanu [3 ]
机构
[1] BITS Pilani, Dept Elect & Elect Engn, Hyderabad, Andhra Pradesh, India
[2] Mentor Graph India Pvt Ltd, Noida, India
[3] IIT Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India
关键词
Application task graph; Communication cost; Core selection; Mapping; Particle Swarm Optimization; ENERGY-AWARE; STRATEGIES;
D O I
10.1016/j.sysarc.2015.07.014
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) has been proposed to replace traditional bus based System-on-Chip (SoC) architecture to address the global communication challenges in nanoscale technologies. A major challenge in NoC based system design is to select Intellectual Property (IP) cores for implementing tasks and associate the selected cores to the routers to optimize cost and performance. These are commonly known as the process of core selection and application mapping respectively. In this paper, integrated core selection and mapping problem has been addressed. Mesh architecture has been considered for experimentation. The integrated core selection and mapping problem takes as input the application task graph, topology graph and a core library. It outputs the selected cores for the tasks and their mapping onto the topology graph, such that, all communication requirements of the application are satisfied. The cores present in a core library may perform more than one task and have non-uniform sizes. For this, a technique based on Particle Swarm Optimization (PSO) has been proposed to select cores from the given core library and map the resultant core graph onto mesh based architectures. An efficient heuristic for mapping has also been proposed, which maps the selected cores onto mesh based architectures, considering non-uniform core sizes. Comparisons have been carried out with step-by-step core selection and mapping approach and also with mapping algorithms that exist in the literature. Significant reductions have been observed in terms of communication cost over all the cases. Area comparisons have also been made. On average, improvement of 13.05% in communication cost and 2.07% in area have been observed. The proposed approach has also been compared in dynamic environment and significant reductions in the average network latency could be observed. On average, improvement of 5.48% in average network latency and 15.68% in network throughput has been observed. Comparison of energy consumption has also been done in both the cases. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:410 / 422
页数:13
相关论文
共 50 条
  • [21] Reconfigurable Network-on-Chip Design for Heterogeneous Multi-core System Architecture
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    Lu, Juin-Ming
    [J]. 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 523 - 526
  • [22] Latency Analysis of Network-On-Chip based Many-Core Processors
    Kumar, Sunil
    Lipari, Giuseppe
    [J]. 2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 432 - 439
  • [23] On the design of hybrid routing mechanism for mesh-based network-on-chip
    Yaghini, Pooria M.
    Eghbal, Ashkan
    Bagherzadeh, Nader
    [J]. INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 183 - 192
  • [24] Reliability-aware application mapping onto mesh based Network-on-Chip
    Chatterjee, Navonil
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    [J]. INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 92 - 113
  • [25] Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement
    Bhanu, P. Veda
    Kulkarni, Pranav Venkatesh
    Soumya, J.
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (01)
  • [26] BMM: A Binary Metaheuristic Mapping Algorithm for Mesh-Based Network-on-Chip
    Wang, Xilu
    Sun, Yongjun
    Gu, Huaxi
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (03) : 628 - 631
  • [27] Rapid Topology Generation and Core Mapping of Optical Network-on-Chip for Heterogeneous Computing Platform
    Kim, Yong Wook
    Choi, Seo Hong
    Han, Tae Hee
    [J]. IEEE ACCESS, 2021, 9 : 110359 - 110370
  • [28] Simulation Environment for Design and Verification of Network-on-Chip and Multi-core Systems
    Khan, Gul N.
    Dumitriu, Victor
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2009, : 403 - 411
  • [29] Mesh-tree architecture for network-on-chip design
    Jeang, Yuan-Long
    Wey, Tzuu-Shaang
    Wang, Hung-Yu
    Hung, Chung-Wei
    [J]. Second International Conference on Innovative Computing, Information and Control, ICICIC 2007, 2007,
  • [30] Design of Mesh & Torus Topologies for Network-on-Chip Application
    Bhople, Sonal S.
    Gaikwad, M. A.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (07): : 111 - 115