Mesh-tree architecture for network-on-chip design

被引：0
|
作者：
Jeang, Yuan-Long [1 ]
Wey, Tzuu-Shaang [2 ]
Wang, Hung-Yu [3 ]
Hung, Chung-Wei [3 ]
机构：
[1] Department of Information Engineering, Kun Shan University, Tainan County, Taiwan
[2] Department of Electronic Engineering, Kun Shan University, Tainan County, Taiwan
[3] Department of Electronic Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung City, Taiwan
来源：
Second International Conference on Innovative Computing, Information and Control, ICICIC 2007 | 2007年
关键词：
D O I：
4427907
中图分类号：
学科分类号：
摘要：
Mesh generation
引用
收藏
相关论文
共 50 条
  • [1] Mesh-of-Tree Based Scalable Network-on-Chip Architecture
    Kundu, Santanu
    Dasari, Radha Purnima
    Chattopadhyay, Santanu
    Manna, Kanchan
    [J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 314 - +
  • [2] KL_GA: an application mapping algorithm for mesh-of-tree (MoT) architecture in network-on-chip design
    Fang, Juan
    Yu, Lu
    Liu, Sitong
    Lu, Jiajia
    Chen, Tan
    [J]. JOURNAL OF SUPERCOMPUTING, 2015, 71 (11): : 4056 - 4071
  • [3] KL_GA: an application mapping algorithm for mesh-of-tree (MoT) architecture in network-on-chip design
    Juan Fang
    Lu Yu
    Sitong Liu
    Jiajia Lu
    Tan Chen
    [J]. The Journal of Supercomputing, 2015, 71 : 4056 - 4071
  • [4] Fault Tolerant Mesh based Network-on-Chip Architecture
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 417 - 420
  • [5] Chain-Mapping for mesh based Network-on-Chip architecture
    Tavanpour, Misagh
    Khademzadeh, Ahmad
    Janidarmian, Majid
    [J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (22): : 1535 - 1541
  • [6] Design of Mesh & Torus Topologies for Network-on-Chip Application
    Bhople, Sonal S.
    Gaikwad, M. A.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (07): : 111 - 115
  • [7] Multi-Application based Network-on-Chip Design for Mesh-of-Tree topology using Global Mapping and Reconfigurable Architecture
    Upadhyay, Mohit
    Shah, Monil
    Bhanu, P. Veda
    Soumya, J.
    Cenkarmaddi, Linga Reddy
    [J]. 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 527 - 528
  • [8] Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router
    Kundu, Santanu
    Soumya, J.
    Chattopadhyay, Santanu
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (06) : 471 - 488
  • [9] An Efficient Switch for Fat Tree Network-on-Chip Interconnection Architecture
    Sllame, Azeddien M.
    Alasar, Asma
    [J]. 2012 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND INDUSTRIAL INFORMATICS (ICCSII), 2012,
  • [10] ON DESIGN AND APPLICATION MAPPING OF A NETWORK-ON-CHIP (NOC) ARCHITECTURE
    Bahn, Jun Ho
    Lee, Seung Eun
    Yang, Yoon Seok
    Yang, Jungsook
    Bagherzadeh, Nader
    [J]. PARALLEL PROCESSING LETTERS, 2008, 18 (02) : 239 - 255
12345