Mesh-tree architecture for network-on-chip design

被引：0
|
作者：
Jeang, Yuan-Long [1 ]
Wey, Tzuu-Shaang [2 ]
Wang, Hung-Yu [3 ]
Hung, Chung-Wei [3 ]
机构：
[1] Department of Information Engineering, Kun Shan University, Tainan County, Taiwan
[2] Department of Electronic Engineering, Kun Shan University, Tainan County, Taiwan
[3] Department of Electronic Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung City, Taiwan
来源：
Second International Conference on Innovative Computing, Information and Control, ICICIC 2007 | 2007年
关键词：
D O I：
4427907
中图分类号：
学科分类号：
摘要：
Mesh generation
引用
收藏
相关论文
共 50 条
  • [41] The Chip Is the Network: Toward a Science of Network-on-Chip Design
    Marculescu, Radu
    Bogdan, Paul
    [J]. FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2007, 2 (04): : 371 - 461
  • [42] Low-Area Boundary BIST Architecture for Mesh-like Network-on-Chip
    Raik, Jaan
    Govind, Vineeth
    [J]. 2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 95 - 100
  • [43] Network-on-chip Routing Using Structural Diametrical 2D Mesh Architecture
    Ghosal, Prasun
    Das, Tuhin Subhra
    [J]. 2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 471 - 474
  • [44] Fault-aware routing approach for mesh-based Network-on-Chip architecture
    Gogoi, Ankur
    Ghoshal, Bibhas
    Manna, Kanchan
    [J]. INTEGRATION-THE VLSI JOURNAL, 2023, 93
  • [45] Performance Analysis of the Impact of Design Parameters to Network-on-Chip (NoC) Architecture
    Phing, Ng Yen
    Warip, M. N. Mohd
    Ehkan, Phaklen
    Zulkefli, F. W.
    Ahmad, R. Badlishah
    [J]. RECENT TRENDS IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2018, 5 : 237 - 246
  • [46] Design and Evaluation of Mesh-of-Tree based Network-on-Chip for Two- and Three-Dimensional Integrated Circuits
    Kundu, Santanu
    Chattopadhyay, Santanu
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 357 - 358
  • [47] Mesh-Tree Topology For Vehicular Networks
    Karunagaran, Sriram
    Sundararajan, Sudharsan
    Poroor, Jayaraj
    Dhar, Amit
    Pillai, Ranjith
    [J]. 2009 5TH INTERNATIONAL CONFERENCE ON TESTBEDS AND RESEARCH INFRASTRUCTURES FOR THE DEVELOPMENT OF NETWORKS & COMMUNITIES, 2009, : 484 - 490
  • [48] Design of a Hierarchical Clos-Benes Optical Network-on-Chip Architecture
    Yao, Renjie
    Ye, Yaoyao
    Liu, Weichen
    [J]. 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 525 - 530
  • [49] A circuit-switched network architecture for network-on-chip
    Liu, J
    Zheng, LR
    Tenhunen, H
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 55 - 58
  • [50] Network-on-Chip Implementation of Midimew-Connected Mesh Network
    Awal, Md Rabiul
    Rahman, M. M. Hafizur
    [J]. 2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), 2013, : 265 - 271
12345