Integrated core selection and mapping for mesh based Network-on-Chip design with irregular core sizes

被引:4
|
作者
Soumya, J. [1 ]
Kumar, K. Naveen [2 ]
Chattopadhyay, Santanu [3 ]
机构
[1] BITS Pilani, Dept Elect & Elect Engn, Hyderabad, Andhra Pradesh, India
[2] Mentor Graph India Pvt Ltd, Noida, India
[3] IIT Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India
关键词
Application task graph; Communication cost; Core selection; Mapping; Particle Swarm Optimization; ENERGY-AWARE; STRATEGIES;
D O I
10.1016/j.sysarc.2015.07.014
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) has been proposed to replace traditional bus based System-on-Chip (SoC) architecture to address the global communication challenges in nanoscale technologies. A major challenge in NoC based system design is to select Intellectual Property (IP) cores for implementing tasks and associate the selected cores to the routers to optimize cost and performance. These are commonly known as the process of core selection and application mapping respectively. In this paper, integrated core selection and mapping problem has been addressed. Mesh architecture has been considered for experimentation. The integrated core selection and mapping problem takes as input the application task graph, topology graph and a core library. It outputs the selected cores for the tasks and their mapping onto the topology graph, such that, all communication requirements of the application are satisfied. The cores present in a core library may perform more than one task and have non-uniform sizes. For this, a technique based on Particle Swarm Optimization (PSO) has been proposed to select cores from the given core library and map the resultant core graph onto mesh based architectures. An efficient heuristic for mapping has also been proposed, which maps the selected cores onto mesh based architectures, considering non-uniform core sizes. Comparisons have been carried out with step-by-step core selection and mapping approach and also with mapping algorithms that exist in the literature. Significant reductions have been observed in terms of communication cost over all the cases. Area comparisons have also been made. On average, improvement of 13.05% in communication cost and 2.07% in area have been observed. The proposed approach has also been compared in dynamic environment and significant reductions in the average network latency could be observed. On average, improvement of 5.48% in average network latency and 15.68% in network throughput has been observed. Comparison of energy consumption has also been done in both the cases. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:410 / 422
页数:13
相关论文
共 50 条
  • [1] Effect of Core Ordering on Application Mapping Onto Mesh Based Network-On-Chip Design
    Roy, Abhisek
    Manna, Kanchan
    Chattapadhay, Santanu
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 363 - 369
  • [2] Routing Algorithm for Application-Specific Network-on-Chip with Irregular Core Sizes
    Anirudh, Grandhi Sai
    Soumya, J.
    [J]. 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 56 - 60
  • [3] An Efficient Application Core Mapping Algorithm for Wireless Network-on-Chip
    Reddy, B. Naresh Kumar
    Kar, Subrat
    [J]. 2021 IEEE 26TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2021), 2021, : 157 - 160
  • [4] TSV Placement and Core Mapping for 3D Mesh Based Network-on-Chip Design Using Extended Kernighan-Lin Partitioning
    Manna, Kanchan
    Teja, Vadapalli Shanmukha Sri
    Chattopadhyay, Santanu
    Sengupta, Indranil
    [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 392 - 397
  • [5] Chain-Mapping for mesh based Network-on-Chip architecture
    Tavanpour, Misagh
    Khademzadeh, Ahmad
    Janidarmian, Majid
    [J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (22): : 1535 - 1541
  • [6] A Heterogeneous Multi-core Network-on-Chip Mapping Optimization Algorithm
    Fang, Juan
    Zhao, Haoyan
    Zhang, Jiayue
    Shi, Jiamei
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2021, PT I, 2022, 13155 : 370 - 384
  • [7] Reliable network-on-chip design for multi-core system-on-chip
    Chang, Kuei-Chung
    [J]. JOURNAL OF SUPERCOMPUTING, 2011, 55 (01): : 86 - 102
  • [8] Reliable network-on-chip design for multi-core system-on-chip
    Kuei-Chung Chang
    [J]. The Journal of Supercomputing, 2011, 55 : 86 - 102
  • [9] Wireless Network-on-Chip: A New Era in Multi-Core Chip Design
    Deb, Sujay
    Mondal, Hemanta Kumar
    [J]. PROCEEDINGS OF THE 2014 25TH IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2014, : 59 - 64
  • [10] Nanoelectronic SET-based core for network-on-chip architectures
    Pes, B. S.
    Guimaraes, J. G.
    da Costa, J. C.
    [J]. MICROELECTRONICS JOURNAL, 2014, 45 (07) : 972 - 975