Delay analysis and optimal biasing for high speed low power current mode logic circuits

被引：0

作者：

Kakani, V ^{[1
]}

Dai, FF ^{[1
]}

Jaeger, RC ^{[1
]}

机构：

[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a delay analysis for Current Mode Logic (CML) circuits operating at the GHz range. The optimal biasing for CML circuits is obtained considering the circuit speed and power consumption. We propose and analyze a novel "keep alive" CML circuit that biases the upper level transistors at the slightly higher current than the lower level transistors. A speed improvement of about 11% at low bias range is demonstrated using the proposed biasing scheme.

引用

页码：869 / 872

页数：4

共 50 条

[1] Breaking the power-delay tradeoff: Design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage
Badel, Stephane
Leblebici, Yusuf
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1871 - 1874
[2] Current-density centric logical effort delay model for high-speed current-mode logic circuits
Hu, Y.
Bashirullah, R.
[J]. ELECTRONICS LETTERS, 2011, 47 (16) : 906 - 907
[3] A Current-Mode Logic for Low-Voltage, High-Speed Mixed-Mode VLSI Circuits
İ. Ens Ungan
Murat As¸kar
[J]. Analog Integrated Circuits and Signal Processing, 1999, 21 : 263 - 270
[4] A current-mode logic for low-voltage, high-speed mixed-mode VLSI circuits
Ungan, IE
Askar, M
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 21 (03) : 263 - 270
[5] Current-mode differential logic circuits for low power digital systems
Martin, MN
Pouliquen, PO
Andreou, AG
Fraeman, ME
[J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 183 - 186
[6] ATPG for Delay Defects in Current Mode Threshold Logic Circuits
Palaniswamy, Ashok Kumar
Tragoudas, Spyros
Haniotakis, Themistoklis
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (11) : 1903 - 1913
[7] An analytical model for current, delay, and power analysis of submicron CMOS logic circuits
Hamoui, AA
Rumin, NC
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (10) : 999 - 1007
[8] High speed all pTFT current mode digital logic circuits with improved reliability
Lee, Joon Chang
Jeong, Ju Young
[J]. PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL DISPLAY RESEARCH CONFERENCE - EURODISPLAY 2005, 2005, : 537 - 540
[9] Low-Power High-Speed Current Mode Logic Using Tunnel-FETs
Tsai, Wei-Yu
Liu, Huichu
Li, Xueqing
Narayanan, Vijaykrishnan
[J]. 2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
[10] A low power, process invariant keeper for high speed dynamic logic circuits
Rakesh, Gnana David J.
Bhat, Navakanta
[J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1668 - 1671

← 1 2 3 4 5 →