Delay analysis and optimal biasing for high speed low power current mode logic circuits

被引：0

作者：

Kakani, V ^{[1
]}

Dai, FF ^{[1
]}

Jaeger, RC ^{[1
]}

机构：

[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a delay analysis for Current Mode Logic (CML) circuits operating at the GHz range. The optimal biasing for CML circuits is obtained considering the circuit speed and power consumption. We propose and analyze a novel "keep alive" CML circuit that biases the upper level transistors at the slightly higher current than the lower level transistors. A speed improvement of about 11% at low bias range is demonstrated using the proposed biasing scheme.

引用

页码：869 / 872

页数：4

共 50 条

[21] Implementation of High Speed Low Power Combinational and Sequential Circuits using Reversible logic
Shah, Hardik
Rao, Arpit
Deshpande, Mayuresh
Rane, Ameya
Nagvekar, Siddhesh
[J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
[22] Low Power Multi-Threshold MOS Current Mode Logic Asynchronous Pipeline Circuits
Gupta, Kirti
Pandey, Neeta
Gupta, Maneesha
[J]. 2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
[23] HIGH-SPEED CURRENT MODE LOGIC FOR LSI
COOPERMAN, M
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (07): : 626 - 635
[24] Power and signal integrity improvement in ultra high-speed current mode logic
Ha, H
Brewer, F
[J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 525 - 528
[25] Self-Biasing High Precision CMOS Current Subtractor for Current-Mode Circuits
Arslan, Emre
[J]. ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2013, 13 (04) : 19 - 24
[26] High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits
Zhao, Weisheng
Chappert, Claude
Javerliac, Virgile
Noziere, Jean-Pierre
[J]. IEEE TRANSACTIONS ON MAGNETICS, 2009, 45 (10) : 3784 - 3787
[27] Crosstalk analysis of high-speed logic circuits
Omid, M
Kami, Y
Hayakawa, M
[J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 1997, E80B (05) : 678 - 685
[28] Low-Power Current-Mode Linguistic-Hedge Circuits for Fuzzy Logic Controllers
Farshidi, Ebrahim
[J]. SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 123 - 126
[29] Switched mode power supply design for low level logic circuits
Gurnett, KW
[J]. MICROELECTRONICS JOURNAL, 1996, 27 (2-3) : R2 - R4
[30] Delay Analysis for Current Mode Threshold Logic Gate Designs
Dara, Chandra Babu
Haniotakis, Themistoklis
Tragoudas, Spyros
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1063 - 1071

← 1 2 3 4 5 →