Delay analysis and optimal biasing for high speed low power current mode logic circuits

被引：0

作者：

Kakani, V ^{[1
]}

Dai, FF ^{[1
]}

Jaeger, RC ^{[1
]}

机构：

[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a delay analysis for Current Mode Logic (CML) circuits operating at the GHz range. The optimal biasing for CML circuits is obtained considering the circuit speed and power consumption. We propose and analyze a novel "keep alive" CML circuit that biases the upper level transistors at the slightly higher current than the lower level transistors. A speed improvement of about 11% at low bias range is demonstrated using the proposed biasing scheme.

引用

页码：869 / 872

页数：4

共 50 条

[41] Dynamic current mode logic (DyCML): A new low-power high-performance logic style
Allam, MW
Elmasry, MI
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 550 - 558
[42] Dynamic current mode logic (DyCML), a new low-power high-performance logic family
Allam, MW
Elmasry, MI
[J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 421 - 424
[43] Low Power and High Speed Current-Mode Memristor-Based TLGs
Dara, Chandra Babu
Haniotakis, Themistoklis
Tragoudas, Spyros
[J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 89 - 94
[44] Delay evaluation of high speed data-path circuits based on threshold logic
Celinski, P
Abbott, D
Cotofana, SD
[J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 899 - 906
[45] Low Power Delay Proficient Current Mode ADC Design
Bhatia, Veepsa
Goel, Mini
Gupta, Shruti
Iswerya, P.
Pandey, Neeta
Bhattacharyya, Asok
[J]. 2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012), 2012,
[46] Current sensing differential logic (CSDL) for low-power and high-speed systems
Park, J
Lee, J
Kim, W
[J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A129 - A132
[47] Low-voltage dynamic biasing technique for CMOS class AB current-mode circuits
Palmisano, G
Pennisi, S
[J]. ELECTRONICS LETTERS, 2000, 36 (02) : 114 - 115
[48] Dynamic biasing for true low-voltage CMOS class AB current-mode circuits
Palmisano, G
Pennisi, S
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (12) : 1569 - 1575
[49] An improved current mode logic latch for high-speed applications
Kumawat, Mahesh
Upadhyay, Abhishek Kumar
Sharma, Sanjay
Kumar, Ravi
Singh, Gaurav
Vishvakarma, Santosh Kumar
[J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2020, 33 (13)
[50] Adiabatic circuits for low power logic
Akers, LA
Suram, R
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 286 - 289

← 1 2 3 4 5 →