Performance Analysis of FinFET Using Various Gate Dielectrics

被引:0
|
作者
Nesamani, I. Flavia Princess [1 ]
Rijo, P. C. [1 ]
Raveendran, Geethanjali [1 ]
Prabha, V. Lakshmi [1 ]
机构
[1] Karunya Univ Coimbatore, Govt Coll Teehnol, Coimbatore, Tamil Nadu, India
关键词
DIBL; DG; SiO2; HfO2;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A Double Gate(DG) FinFET is designed in 30nm, 60nm technology with thickness of dielectric ranging from l. 2nm to 2.5nm and the observations are studied. Then DIBL of the device is calculated. The Double Gate(DG) FinFET is one of the promising devices to extend the CMOS technology beyond the scaling limit of conventional CMOS technology. DG FinFET has an excellent scalability and better short channel effect immunity compared to normal MOSFET device. High-k dielectric can be used in DG FinFET. While using the high-k dielectric it reduces the problems associated with gate leakage and increases the drain current. Sentaurus TCAD tool is used to find out the performance of the devices.
引用
收藏
页码:761 / 764
页数:4
相关论文
共 50 条
  • [31] Improved Performance Analysis and Design of Dual Metal Gate FinFET for Low Power Digital Applications
    Padmaja, P.
    Chary, D. Vemana
    Erigela, R.
    Sirisha, G.
    ChayaDevi, S. K.
    Pedapudi, M. C.
    Balaji, B.
    Cheerala, S.
    Agarwal, V.
    Gowthami, Y.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (06): : 1059 - 1066
  • [32] Performance Optimization in FinFET-based Circuit Using TILOS-like Gate Sizing
    Kim, Jeong Won
    Oh, Deok Keun
    Kim, Juho
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [33] Impact of gate line edge roughness on double-gate FinFET performance variability
    Patel, Kedar
    Liu, Tsu-Jae King
    Spanos, Costas
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION II, 2008, 6925
  • [34] Analysis of Extended Pile Gate Trapezoidal Bulk FinFET
    Mangesh, Sangeeta
    Chopra, P. K.
    Saini, K. K.
    IETE JOURNAL OF RESEARCH, 2021, 67 (06) : 945 - 950
  • [35] Reliable and high performance asymmetric FinFET SRAM cell using back-gate control
    Asli, Rahebeh Niaraki
    Taghipour, Shiva
    MICROELECTRONICS RELIABILITY, 2020, 104
  • [36] Organic transistors using polymeric gate dielectrics
    Lee, JH
    Kim, SH
    Kim, GH
    Lee, JK
    Yang, YS
    Chu, HY
    Oh, J
    Do, LM
    Zyung, T
    Jang, J
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 42 : S614 - S617
  • [37] On the evaluation of performance parameters of MOSFETs with alternative gate dielectrics
    Ahmed, KZ
    Kraus, PA
    Olsen, C
    Nouri, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2564 - 2567
  • [38] Analysis of Multifin n-FinFET for Analog Performance at 30nm Gate Length
    Sonkusare, Reena S.
    Rathod, S. S.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 277 - 283
  • [39] Enhanced ZnO Thin-Film Transistor Performance Using Bilayer Gate Dielectrics
    Alshammari, Fwzah H.
    Nayak, Pradipta K.
    Wang, Zhenwei
    Alshareef, Husam N.
    ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (35) : 22751 - 22755
  • [40] Structural analysis of breakdown in ultrathin gate dielectrics using transmission electron microscopy
    Pey, KL
    Tung, CH
    Tang, LJ
    Ranjan, R
    Radhakrishnan, MK
    Lin, WH
    Lombardo, S
    Palumbo, F
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 11 - 16