Performance Analysis of FinFET Using Various Gate Dielectrics

被引:0
|
作者
Nesamani, I. Flavia Princess [1 ]
Rijo, P. C. [1 ]
Raveendran, Geethanjali [1 ]
Prabha, V. Lakshmi [1 ]
机构
[1] Karunya Univ Coimbatore, Govt Coll Teehnol, Coimbatore, Tamil Nadu, India
关键词
DIBL; DG; SiO2; HfO2;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A Double Gate(DG) FinFET is designed in 30nm, 60nm technology with thickness of dielectric ranging from l. 2nm to 2.5nm and the observations are studied. Then DIBL of the device is calculated. The Double Gate(DG) FinFET is one of the promising devices to extend the CMOS technology beyond the scaling limit of conventional CMOS technology. DG FinFET has an excellent scalability and better short channel effect immunity compared to normal MOSFET device. High-k dielectric can be used in DG FinFET. While using the high-k dielectric it reduces the problems associated with gate leakage and increases the drain current. Sentaurus TCAD tool is used to find out the performance of the devices.
引用
收藏
页码:761 / 764
页数:4
相关论文
共 50 条
  • [1] Subthreshold performance of gate engineered FinFET devices and circuit with high-k dielectrics
    Nirmal, D.
    Vijayakumar, P.
    Thomas, Divya Mary
    Jebalin, Binola K.
    Mohankumar, N.
    MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 499 - 504
  • [2] Comparison of various gate dielectrics on the performance of AlGaN/GaN HFETs
    Fan, Qian
    Leach, Jacob H.
    Wu, Mo
    Xiao, Bo
    Gu, Xing
    Morkoc, Hadis
    Handel, Peter H.
    GALLIUM NITRIDE MATERIALS AND DEVICES III, 2008, 6894
  • [3] FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Hsieh, Chien-Yu
    Su, Pin
    Chuang, Ching-Te
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 805 - 811
  • [4] Performance Enhancement of FinFET Devices with Gate-Stack (GS) High-K Dielectrics for Nanoscale Applications
    Narendar, Vadthiya
    SILICON, 2018, 10 (06) : 2419 - 2429
  • [5] Dual-material gate dual-stacked gate dielectrics gate-source overlap tri-gate germanium FinFET: analysis and application
    Das, R.
    Baishya, S.
    INDIAN JOURNAL OF PHYSICS, 2019, 93 (02) : 197 - 205
  • [6] Dual-material gate dual-stacked gate dielectrics gate-source overlap tri-gate germanium FinFET: analysis and application
    Rajashree Das
    Srimanta Baishya
    Indian Journal of Physics, 2019, 93 : 197 - 205
  • [7] Performance Enhancement of FinFET Devices with Gate-Stack (GS) High-K Dielectrics for Nanoscale Applications
    Vadthiya Narendar
    Silicon, 2018, 10 : 2419 - 2429
  • [8] RF Analysis of a Fully Gate Covered Junctionless FinFET for Improved Performance
    Tyagi, Aman
    Mangal, Gaurav
    Chaujar, Rishu
    PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 93 - 97
  • [9] Effective mobility in FinFET structures with HfO2 and SiON gate dielectrics and TaN gate electrode
    Rudenko, T
    Collaert, N
    De Gendt, S
    Kilchytska, V
    Jurczak, M
    Flandre, D
    MICROELECTRONIC ENGINEERING, 2005, 80 : 386 - 389
  • [10] Performance and reliability of scaled gate dielectrics
    Paulson, WM
    Tobin, PJ
    Tseng, HH
    Maiti, B
    Gelatos, C
    Hegde, RI
    Anderson, SGH
    MATERIALS RELIABILITY IN MICROELECTRONICS VII, 1997, 473 : 77 - 88