ProperTEST: A portable parallel test generator for sequential circuits

被引:1
|
作者
Ramkumar, B
Banerjee, P
机构
[1] UNIV IOWA,DEPT ELECT & COMP ENGN,IOWA CITY,IA 52242
[2] NORTHWESTERN UNIV,DEPT ELECT & COMP ENGN,EVANSTON,IL 60208
基金
美国国家科学基金会; 美国国家航空航天局;
关键词
D O I
10.1109/43.631220
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Parallel algorithms developed for CAD problems today suffer from two important drawbacks, First, they are machine specific, and tend to perform poorly on architectures other than the one for they were designed, Second, the quality of results degrades significantly during parallel execution. In this paper, we address these two problems for an important CAD application: test generation for sequential circuits, We have developed a new parallel test generator, ProperTEST, that is portable across a range of MIMD parallel architectures, This work is part of the ProperCAD project which aims to develop CAD algorithms that run unchanged on shared and nonshared memory machines, We present performance data for ProperTEST on ISCAS 89 sequential circuits on a Sequent Symmetry, an InteI i860 hypercube, an NCUBE/2 hypercube, a network of Sun workstations, and an Encore Multimax. Parallel processing can also be used to improve on the fault coverage possible on one processor in a given amount of time, This was not possible in earlier approaches due to search anomalies, Using ProperTEST, we provide results on ISCAS 89 benchmark programs demonstrating the improvements in fault coverage as the number of processors is increased.
引用
收藏
页码:555 / 569
页数:15
相关论文
共 50 条
  • [1] ProperTEST: A portable parallel test generator for sequential circuits
    Univ of Iowa, Iowa City, United States
    [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 5 (555-569):
  • [2] BART: A bridging fault test generator for sequential circuits
    Cusey, JP
    Patel, JH
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 838 - 847
  • [3] A single input change test pattern generator for sequential circuits
    Liang, Feng
    Lei, ShaoChong
    Shao, ZhiBiao
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (08) : 1365 - 1370
  • [4] On improving a fault simulation based test generator for synchronous sequential circuits
    Guo, RF
    Reddy, SM
    Pomeranz, I
    [J]. 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 82 - 87
  • [5] A novel automatic test pattern generator for asynchronous sequential digital circuits
    Dobai, Roland
    Gramatova, Elena
    [J]. MICROELECTRONICS JOURNAL, 2011, 42 (03) : 501 - 508
  • [6] PROPTEST: A property-based test generator for synchronous sequential circuits
    Guo, RF
    Reddy, SM
    Pomeranz, I
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (08) : 1080 - 1091
  • [7] A fault simulation based test pattern generator for synchronous sequential circuits
    Guo, RF
    Pomeranz, I
    Reddy, SM
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 260 - 267
  • [8] A parallel approach solving the test generation problem for synchronous sequential circuits
    Dahmen, HC
    Gläser, U
    Vierhaus, HT
    [J]. PARALLEL COMPUTING: FUNDAMENTALS, APPLICATIONS AND NEW DIRECTIONS, 1998, 12 : 549 - 556
  • [9] A PORTABLE RANDOM NUMBER GENERATOR FOR PARALLEL COMPUTERS
    WOLLAN, PC
    [J]. COMMUNICATIONS IN STATISTICS-SIMULATION AND COMPUTATION, 1992, 21 (04) : 1247 - 1254
  • [10] ANALYSIS OF SYNCHRONOUS GENERATOR SEQUENTIAL SHORT CIRCUITS
    SRIHARAN, S
    DEOLIVEIRA, SEM
    [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1977, 124 (06): : 549 - 553