共 50 条
- [31] Diagnostic test pattern generation for sequential circuits [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 196 - 202
- [33] A new method of test generation for sequential circuits [J]. 2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2181 - 2185
- [34] On improving static test compaction for sequential circuits [J]. VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 111 - 116
- [35] ON SERIES-TO-PARALLEL TRANSFORMATION OF LINEAR SEQUENTIAL CIRCUITS [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01): : 107 - +
- [36] Test compaction for synchronous sequential circuits by test sequence recycling [J]. PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 216 - 221
- [37] Signature analysis for test responses of sequential circuits [J]. VLSI DESIGN, 1999, 10 (02) : 127 - 141
- [38] Test pattern generator for hybrid testing of combinational circuits [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 745 - 748
- [39] Next Generation Test Generator (NGTG) for analog circuits [J]. AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 113 - 120
- [40] Next Generation Test Generator (NGTG) for digital circuits [J]. AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 105 - 112