共 50 条
- [22] Parallel sequence fault simulation for synchronous sequential circuits [J]. J Electron Test Theory Appl JETTA, 3 (267-277):
- [23] A Parallel Branching Program Machine for Emulation of Sequential Circuits [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 261 - +
- [25] Test pattern merging algorithms for sequential circuits [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (02): : 247 - 255
- [28] On test compaction objectives for combinational and sequential circuits [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 279 - 284
- [29] Parallel sequence fault simulation for synchronous sequential circuits [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
- [30] Test response compaction for sequential logic circuits [J]. PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 726 - 730