ProperTEST: A portable parallel test generator for sequential circuits

被引:1
|
作者
Ramkumar, B
Banerjee, P
机构
[1] UNIV IOWA,DEPT ELECT & COMP ENGN,IOWA CITY,IA 52242
[2] NORTHWESTERN UNIV,DEPT ELECT & COMP ENGN,EVANSTON,IL 60208
基金
美国国家科学基金会; 美国国家航空航天局;
关键词
D O I
10.1109/43.631220
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Parallel algorithms developed for CAD problems today suffer from two important drawbacks, First, they are machine specific, and tend to perform poorly on architectures other than the one for they were designed, Second, the quality of results degrades significantly during parallel execution. In this paper, we address these two problems for an important CAD application: test generation for sequential circuits, We have developed a new parallel test generator, ProperTEST, that is portable across a range of MIMD parallel architectures, This work is part of the ProperCAD project which aims to develop CAD algorithms that run unchanged on shared and nonshared memory machines, We present performance data for ProperTEST on ISCAS 89 sequential circuits on a Sequent Symmetry, an InteI i860 hypercube, an NCUBE/2 hypercube, a network of Sun workstations, and an Encore Multimax. Parallel processing can also be used to improve on the fault coverage possible on one processor in a given amount of time, This was not possible in earlier approaches due to search anomalies, Using ProperTEST, we provide results on ISCAS 89 benchmark programs demonstrating the improvements in fault coverage as the number of processors is increased.
引用
收藏
页码:555 / 569
页数:15
相关论文
共 50 条
  • [21] Using sequential NETGEN as a component for a parallel mesh generator
    Yilmaz, Y.
    Ozturan, C.
    [J]. ADVANCES IN ENGINEERING SOFTWARE, 2015, 84 : 3 - 12
  • [22] Parallel sequence fault simulation for synchronous sequential circuits
    Industrial Technology Research Inst, Hsinchu, Taiwan
    [J]. J Electron Test Theory Appl JETTA, 3 (267-277):
  • [23] A Parallel Branching Program Machine for Emulation of Sequential Circuits
    Nakahara, Hiroki
    Sasao, Tsutomu
    Matsuura, Munehiro
    Kawamura, Yoshifumi
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 261 - +
  • [24] Huffman encoding of test sets for sequential circuits
    Iyengar, V
    Chakrabarty, K
    Murray, BT
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1998, 47 (01) : 21 - 25
  • [25] Test pattern merging algorithms for sequential circuits
    Niu, Daoheng
    Wang, Hong
    Yang, Shiyuan
    Jin, Yang
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (02): : 247 - 255
  • [26] Functional test generation for synchronous sequential circuits
    Srinivas, MK
    Jacob, J
    Agrawal, VD
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (07) : 831 - 843
  • [27] TEST-GENERATION FOR SEQUENTIAL-CIRCUITS
    MA, HKT
    DEVADAS, S
    NEWTON, AR
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (10) : 1081 - 1093
  • [28] On test compaction objectives for combinational and sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 279 - 284
  • [29] Parallel sequence fault simulation for synchronous sequential circuits
    Kung, CP
    Lin, CS
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
  • [30] Test response compaction for sequential logic circuits
    Ding, J
    Wu, YL
    [J]. PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 726 - 730