Developing a systematic approach to metal gates and high-k dielectrics in future-generation CMOS

被引：0

作者：

Majhi, Prashant ^{[1
]}

Wen, Huang-Chun ^{[1
]}

Alshareef, Husam ^{[1
]}

Harris, H. Rusty ^{[1
]}

Luan, Hongfa ^{[1
]}

Choi, Kisik ^{[1
]}

Park, C. S. ^{[1
]}

Song, Seung-Chul ^{[1
]}

Lee, Byoung Hun ^{[1
]}

Jammy, Raj ^{[1
]}

机构：

[1] SEMATECH, Austin, TX 78741 USA

来源：

MICRO | 2006年 / 24卷 / 04期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Sematech researchers present a terraced-oxide method for extracting the effective work function of metal gates in an effort to integrate metal gates and high-k dielectrics in CMOS devices.

引用

页码：25 / 32

页数：8

共 50 条

[1] High-k Dielectrics and Metal Gates for Future Generation Memory Devices
Kittl, J. A.
Opsomer, K.
Popovici, M.
Menou, N.
Kaczer, B.
Wang, X. P.
Adelmann, C.
Pawlak, M. A.
Tomida, K.
Rothschild, A.
Govoreanu, B.
Degraeve, R.
Schaekers, M.
Zahid, M.
Delabie, A.
Meersschaut, J.
Polspoel, W.
Clima, S.
Pourtois, G.
Knaepen, W.
Detavernier, C.
Afanas'ev, V. V.
Blomberg, T.
Pierreux, D.
Swerts, J.
Fischer, P.
Maes, J. W.
Manger, D.
Vandervorst, W.
Conard, T.
Franquet, A.
Favia, P.
Bender, H.
Brijs, B.
Van Elshocht, S.
Jurczak, M.
Van Houdt, J.
Wouters, D. J.
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 29 - +
[2] Meeting the future challenges of high-k gate dielectrics and metal gates
Snoeckx, Koen
Deweerd, Wirn
Delabie, Annelies
Van Elshocht, Sven
De Gendt, Stefan
MICRO, 2006, 24 (02): : 27 - +
[3] High-k dielectrics and dual metal gates: Integration issues for new CMOS materials
Claflin, B
Flock, K
Lucovsky, G
ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 603 - 608
[4] High-K materials and metal gates for CMOS applications
Robertson, John
Wallace, Robert M.
MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2015, 88 : 1 - 41
[5] Current Status of High-k and Metal Gates in CMOS
Wilk, G. D.
Verghese, M.
Chen, P. J.
Maes, J-W.
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 207 - 210
[6] Integrating high-k dielectrics:: etched polysilicon or metal gates?
Schram, T
Beckx, S
De Gendt, S
Vertommen, J
Lee, S
SOLID STATE TECHNOLOGY, 2003, 46 (06) : 61 - +
[7] Mist deposited high-k dielectrics for next generation MOS gates
Lee, DO
Roman, P
Wu, CT
Mumbauer, P
Brubaker, M
Grant, R
Ruzyllo, J
SOLID-STATE ELECTRONICS, 2002, 46 (11) : 1671 - 1677
[8] The past, present and future of high-k/metal gates
Choi, Kisik
Ando, Takashi
Cartier, Eduard
Kerber, Andreas
Paruchuri, Vamsi
Iacoponi, John
Narayanan, Vijay
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 3, 2013, 53 (03): : 17 - 26
[9] Compatibility of dual metal gate electrodes with high-K dielectrics for CMOS
Lee, J
Suh, YS
Lazar, H
Jha, R
Gurganus, J
Lin, YX
Misra, V
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 323 - 326
[10] High-k dielectrics for future generation memory devices (Invited Paper)
Kittl, J. A.
Opsomer, K.
Popovici, M.
Menou, N.
Kaczer, B.
Wang, X. P.
Adelmann, C.
Pawlak, M. A.
Tomida, K.
Rothschild, A.
Govoreanu, B.
Degraeve, R.
Schaekers, M.
Zahid, M.
Delabie, A.
Meersschaut, J.
Polspoel, W.
Clima, S.
Pourtois, G.
Knaepen, W.
Detavernier, C.
Afanas'ev, V. V.
Blomberg, T.
Pierreux, D.
Swerts, J.
Fischer, P.
Maes, J. W.
Manger, D.
Vandervorst, W.
Conard, T.
Franquet, A.
Favia, P.
Bender, H.
Brijs, B.
Van Elshocht, S.
Jurczak, M.
Van Houdt, J.
Wouters, D. J.
MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1789 - 1795

← 1 2 3 4 5 →